

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Obsolete |
|----------------------------|--------------------------------------------------------------------------------|
| Core Processor | ARM® Cortex®-M3 |
| Core Size | 32-Bit Single-Core |
| Speed | 72MHz |
| Connectivity | CSIO, I ² C, LINbus, UART/USART |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 35 |
| Program Memory Size | 288KB (288K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | · |
| RAM Size | 32K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V |
| Data Converters | A/D 14x12b; D/A 2x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 48-LQFP |
| Supplier Device Package | 48-LQFP (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/rochester-electronics/mb9bf124kpmc-g-jne2 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



2. Packages

| Package | | Product name | MB9BF121K MB9BF122K MB9BF124K | MB9BF121L MB9BF122L MB9BF124L | MB9BF121M MB9BF122M MB9BF124M |
|---------|----------------------------|--------------|-------------------------------------|-------------------------------------|-------------------------------------|
| LQFP: | FPT-48P-M49 (0.5mm pitch) | | 0 | - | - |
| QFN: | LCC-48P-M73 (0.5mm pitch) | | 0 | - | - |
| LQFP: | FPT-64P-M38 (0.5mm pitch) | | - | 0 | - |
| LQFP: | FPT-64P-M39 (0.65mm pitch) | | - | 0 | - |
| QFP: | LCC-64P-M24 (0.5mm pitch) | | - | 0 | - |
| LQFP: | FPT-80P-M37 (0.5mm pitch) | | - | - | 0 |
| LQFP: | FPT-80P-M40 (0.65mm pitch) | | - | - | 0 |
| BGA: | BGA-96P-M07 (0.5mm pitch) | | - | - | 0 |


O: Supported

Note: See "Package Dimensions" for detailed information on each package




| | Р | in No | | | I/O circuit | Pin state | |
|---------|--------|-------------------|-------------------|---------------------|-----------------|-----------|--|
| LQFP-80 | BGA-96 | LQFP-64 QFN-64 | LQFP-48 QFN-48 | Pin Name | type | type | |
| 23 | L2 | 17 | 13 | С | - | 1 | |
| 24 | L4 | - | - | VSS | - | | |
| 25 | K1 | 18 | 14 | VCC | - | | |
| 00 | 1.0 | 40 | 45 | P46 | | - | |
| 26 | L3 | 19 | 15 | X0A | D | F | |
| 07 | 140 | | 10 | P47 | | 0 | |
| 27 | К3 | 20 | 16 | X1A | D | G | |
| 28 | K4 | 21 | 17 | INITX | В | С | |
| | | | | P48 | | | |
| 29 | J5 | - | - | INT14_1 | E | L | |
| | | | | SIN3_2 | | | |
| | | | | P49 | | | |
| | | | | TIOB0_0 | | | |
| | | | 18 | INT20_1 | - | | |
| 30 | K6 | 22 | | DA0_0 | Π _L | L | |
| | | | | SOT3_2 | - | | |
| | | | - | (SDA3_2) | | | |
| | | | | AIN0_1 | - | | |
| | | | | P4A | | | |
| | | | | TIOB1_0 | - | | |
| | | | 19 | INT21_1 | - | | |
| 31 | J6 | 23 | | DA1_0 | | L | |
| 01 | | 20 | | SCK3_2 | | | |
| | | | - | (SCL3_2) | | | |
| | | | | BIN0_1 | - | | |
| | | | | P4B | | | |
| | | | | TIOB2_0 | - | L | |
| 32 | L7 | 24 | _ | INT22_1 | E | | |
| 52 | | 24 | - | IGTRG_0 | - [_] | | |
| | | | | ZIN0_1 | - | | |
| | | | | P4C | | | |
| | | | | | - | | |
| | | | | TIOB3_0 SCK7_1 | - | | |
| 33 | K7 | 25 | - | (SCL7_1) | l* | L | |
| | | | | INT12_0 | _ | | |
| | | | | | - | | |
| | | | | AIN1_2 | | | |
| | | | | P4D | - | | |
| | | | | TIOB4_0 | - | | |
| 34 | J7 | 26 | - | SOT7_1 | I* | L | |
| | | | | (SDA7_1) INT13_0 | - | | |
| | | | | | - | | |
| | | | | BIN1_2 | | + | |
| | | | | P4E | - | | |
| 35 | 1/0 | 07 | | TIOB5_0 | | 1. | |
| | K8 | 27 | - | INT06_2 | I* | L | |
| | | | | SIN7_1 | - | | |
| | | | | ZIN1_2 | | | |
| 36 | К9 | 28 | 20 | MD1 | - c | E | |
| | | | | PE0 | | | |
| 37 | L8 | 29 | 21 | MD0 | К | D | |


















6. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Cypress semiconductor devices.

6.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

1. Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

2. Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device. Therefore, avoid this type of connection.

3. Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- 1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- 2. Be sure that abnormal current flows do not occur during the power-on sequence.

Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.



9. Memory Size

See "Memory Size" in "Product Lineup" to confirm the memory size.

10. Memory Map


Memory Map (1)

| | | | | | Peripherals Area | |
|------------------------|-------------|---------------------|------------|----------------------------|------------------|--|
| | | | <i>.</i> - | 0x41FF_FFFF | · | |
| | | | : | | | |
| | | | į. | | | |
| | | | į | | | |
| | | | 1 | | | |
| | | | i | | | |
| | 0xFFFF_FFFF | | 1 / | | Reserved | |
| | _ | Reserved | i | | | |
| | 0vE010_0000 | 1.0001.000 | | | | |
| | 0xE010_0000 | Cortex-M3 Private | 1 | | | |
| | 0.5000.0000 | Peripherals | i | | | |
| | 0xE000_0000 | 1 onpriorato | | | | |
| | | | i | 0x4006_1000 | 5144.0 | |
| | | | | 0x4006_0000 | DMAC | |
| | | | 1 | | _ | |
| | | Reserved | i | | Reserved | |
| | | | / | 0x4003_C000 | | |
| | | | | 0x4003_B000 | RTC | |
| | 0x7000_0000 | | / | 0x4003_A000 | Watch Counter | |
| | | External DeviceArea | 1 | 0x4003_9000 | CRC | |
| | 0x6000_0000 | | | 0x4003_8000 | MFS | |
| | | | | | Record | |
| | | Reserved | į. | 0x4003_6000 | Reserved | |
| | 0x4400_0000 | | | 0x4003_5000 | LVD/DS mode | |
| | _ | 32Mbytes | 1 | | Reserved | |
| | 0x4200_0000 | Bit band alias | į | 0x4003_3000 | GPIO | |
| | 0.1200_0000 | | ·* | 0x4003_2000 | Reserved | |
| | 0x4000_0000 | Peripherals | | 0x4003_1000 | Int-Req.Read | |
| | 0,4000_0000 | | \ | 0x4003_0000 | EXTI | |
| | 0x2400_0000 | Reserved | | 0x4003_0000 0x4002_F000 | Reserved | |
| | 0,2400_0000 | 32Mbytes | | | CR Trim | |
| | 0.0000.0000 | Bit band alias | | 0x4002_E000 | Reserved | |
| | 0x2200_0000 | Dit band allas | | 0x4002_9000 | | |
| | | Reserved | | 0x4002_8000 | D/AC | |
| | 0x2008_0000 | 0.0.0.0 | 4 | 0x4002_7000 | A/DC | |
| | 0x2000_0000 | SRAM1 | 4 | 0x4002_6000 | QPRC | |
| | 0x1FF8_0000 | SRAM0 | l ì | 0x4002_5000 | Base Timer | |
| | | Reserved | | 0x4002_4000 | PPG | |
| | 0x0020_8000 | | | | | |
| | 0x0020_0000 | Flash(Work area) | | | Reserved | |
| | 0x0010_4000 | Reserved | | 0x4002_1000 | | |
| See "• Memory Map (2)" | 0x0010_0000 | Security/CR Trim | | 0x4002_0000 | MFT unit0 | |
| for the memory size | | | | | Reserved | |
| details. | | | | 0x4001_6000 | Recorded | |
| | | Flash(Main area) | i i | 0x4001_5000 | Dual Timer | |
| | | | | | Reserved | |
| | | | | 0x4001_3000 | | |
| | 0x0000_0000 | |] \ | 0x4001_2000 | SW WDT | |
| | | | | 0x4001_1000 | HW WDT | |
| | | | 1 | 0x4001_0000 | Clock/Reset | |
| | | | 1 | | Reserved | |
| | | | | 0x4000_1000 | Reserveu | |
| | | | \ | 0x4000_0000 | Flash I/F | |





Memory Map (2)



Refer to the programming manual for the detail of Flash main area.

■MB9AB40N/A40N/340N/140N/150R,MB9B520M/320M/120M Series Flash Programming Manual



List of Pin Status

| Pin status type | Function group | Power-on reset or low-voltage detection state | INITX input state | Device internal reset state | Run mode or SLEEP mode state | RTC m | mode, ode, or ode state | Deep s RTC mod standby S sta | Return from Deep standby mode state | |
|-----------------|-----------------------------------------------------------------------------------------|-----------------------------------------------------------------|------------------------------------------------|------------------------------------------------|------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------|
| Pin s | | Power supply unstable | Power sup | oply stable | Power supply stable | Power sup | oply stable | Power su | Power supply stable | |
| | | - | INITX = 0 | INITX = 1 | INITX = 1 | | X = 1 | | X = 1 | INITX = 1 |
| | | - | - | - | - | SPL = 0 | SPL = 1 | SPL = 0 | SPL = 1 | - |
| | GPIO selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Hi-Z / Internal input fixed at "0" | GPIO selected Internal input fixed at "0" | Hi-Z / Internal input fixed at "0" | GPIO selected |
| A | Main crystal oscillator input pin/ External main clock input selected | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled |
| | GPIO selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Hi-Z / Internal input fixed at "0" | GPIO selected Internal input fixed at "0" | Hi-Z / Internal input fixed at "0" | GPIO selected |
| | External main clock input selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Hi-Z / Internal input fixed at "0" | Maintain previous state | Hi-Z / Internal input fixed at "0" | Maintain previous state |
| В | Main crystal oscillator output pin | Hi-Z / Internal input fixed at "0"/ or Input enable | Hi-Z / Internal input fixed at "0" | Hi-Z / Internal input fixed at "0" | Maintain previous state/ When oscillation stops*1, Hi-Z / Internal input fixed at "0" | Maintain previous state/ When oscillation stops*1, Hi-Z / Internal input fixed at "0" |
| с | INITX input pin | Pull-up / Input enabled | Pull-up / Input enabled | Pull-up / Input enabled | Pull-up / Input enabled | Pull-up / Input enabled | Pull-up / Input enabled | Pull-up / Input enabled | Pull-up / Input enabled | Pull-up / Input enabled |
| D | Mode input pin | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled |



| Pin status type | Function group | Power-on reset or low-voltage detection state | INITX input state | Device internal reset state | Run mode or SLEEP mode state | RTC m | mode, ode, or ode state | Deep standby RTC mode or Deep standby STOP mode state | | Return from Deep standby mode state |
|-----------------|----------------------------------------------------------------------------------------|--------------------------------------------------------------|------------------------------------------------|------------------------------------------------|------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------|
| Pin \$ | | Power supply unstable | Power sup | oply stable | Power supply stable | Power su | oply stable | | | Power supply stable |
| | | - | INITX = 0 | INITX = 1 | INITX = 1 | INIT | X = 1 | INIT | X = 1 | INITX = 1 |
| | | - | - | - | - | SPL = 0 | SPL = 1 | SPL = 0 | SPL = 1 | - |
| | Mode input pin | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled |
| E | GPIO selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Hi-Z / Input enabled | GPIO selected | Hi-Z / Input enabled | GPIO selected |
| | GPIO selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Hi-Z / Internal input fixed at "0" | GPIO selected Internal input fixed at "0" | Hi-Z / Internal input fixed at "0" | GPIO selected |
| F | Sub crystal oscillator input pin / External sub clock input selected | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled |
| | GPIO selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Hi-Z / Internal input fixed at "0" | GPIO selected Internal input fixed at "0" | Hi-Z / Internal input fixed at "0" | GPIO selected |
| | External sub clock input selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Hi-Z / Internal input fixed at "0" | Maintain previous state | Hi-Z / Internal input fixed at "0" | Maintain previous state |
| G | Sub crystal oscillator output pin | Hi-Z / Internal input fixed at "0"/ or Input enable | Hi-Z / Internal input fixed at "0" | Hi-Z / Internal input fixed at "0" | Maintain previous state | Maintain previous state/ When oscillation stops* ² , Hi-Z / Internal input fixed at "0" |
| н | External interrupt enabled selected | Setting disabled | Setting disabled Hi-Z / | Setting disabled Hi-Z / | Maintain previous state | Maintain previous state | Maintain previous state Hi-Z / Internal | GPIO selected Internal input fixed | Hi-Z / Internal input fixed at "0" | GPIO selected |
| | selected | Hi-Z | Input enabled | Input enabled | | | input fixed at "0" | at "0" | | |





12. Electrical Characteristics

12.1 Absolute Maximum Ratings

| Parameter | Symbol | | Rating | Unit | Remarks |
|------------------------------------------------|-------------------------|-----------------------|------------------------------------|------|-------------|
| | Symbol | Min | Max | Unit | Reiliaiks |
| Power supply voltage *1, *2 | V _{cc} | V _{SS} - 0.5 | V _{SS} + 6.5 | V | |
| Analog power supply voltage * ^{1, *3} | AV _{CC} | V _{SS} - 0.5 | V _{SS} + 6.5 | V | |
| Analog reference voltage *1, *3 | AVRH | V _{SS} - 0.5 | V _{SS} + 6.5 | V | |
| Input voltage *1 | V | V _{SS} - 0.5 | V _{CC} + 0.5 (≤ 6.5V) | V | |
| | | V _{SS} - 0.5 | V _{SS} + 6.5 | V | 5V tolerant |
| Analog pin input voltage * ¹ | VIA | V _{SS} - 0.5 | AV _{cc} + 0.5 (≤ 6.5V) | V | |
| Output voltage *1 | Vo | V _{SS} - 0.5 | V _{cc} + 0.5 (≤ 6.5V) | V | |
| Clamp maximum current | | -2 | +2 | mA | *7 |
| Clamp total maximum current | ∑ [I _{CLAMP}] | | +20 | mA | *7 |
| | | - | 10 | mA | 4mA type |
| "L" level maximum output current *4 | I _{OL} | | 20 | mA | 12mA type |
| | | | 39 | mA | P80/P81 pin |
| | | | 4 | mA | 4mA type |
| "L" level average output current *5 | IOLAV | - | 12 | mA | 12mA type |
| | | | 16.5 | mA | P80/P81 pin |
| 'L" level total maximum output current | Σl _{ol} | - | 100 | mA | |
| L" level total maximum output current *8 | Σl _{olav} | - | 50 | mA | |
| | | | - 10 | mA | 4mA type |
| "H" level maximum output current *6 | I _{OH} | - | - 20 | mA | 12mA type |
| | | | - 39 | mA | P80/P81 pin |
| | | | - 4 | mA | 4mA type |
| "H" level average output current *7 | I _{OHAV} | - | - 12 | mA | 12mA type |
| . . | | | - 18 | mA | P80/P81 pin |
| 'H" level total maximum output current | Σloh | - | - 100 | mA | |
| 'H" level total average output current *8 | ΣIOHAV | - | - 50 | mA | |
| Power consumption | PD | - | 300 | mW | |
| Storage temperature | T _{STG} | - 55 | + 150 | °C | |

*1: These parameters are based on the condition that $V_{SS} = AV_{SS} = 0$ V.

*2: V_{CC} must not drop below V_{SS} - 0.5 V.

*3: Ensure that the voltage does not exceed V_{CC} + 0.5 V, for example, when the power is turned on.

*4: The maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.

*5: The average output current is defined as the average current value flowing through any one of the corresponding pins for a 100 ms period.

*6: The total average output current is defined as the average current value flowing through all of corresponding pins for a 100 ms period.




12.4.2 Sub Clock Input Characteristics

| Parameter | Symbol | Pin | Conditions | | Value | | Unit | Remarks | | |
|-------------------------|----------------------|------|-------------------------|-----|--------|-------|------|-----------------------------------------|--|--|
| Farameter | Symbol | name | Conditions | Min | Тур | Max | Unit | When crystal oscillator is | | |
| Input frequency | 1/ t _{CYLL} | | - | - | 32.768 | - | kHz | When crystal oscillator is connected | | |
| | | X0A, | - | 32 | - | 100 | kHz | When using external clock | | |
| Input clock cycle | t _{CYLL} | X1A | - | 10 | - | 31.25 | μs | When using external clock | | |
| Input clock pulse width | - | | PWH/tCYLL, PWL/tCYLL | 45 | - | 55 | % | When using external clock | | |

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

*: See "Sub crystal oscillator" in "Handling Devices" for the crystal oscillator used.



12.4.3 Built-in CR Oscillation Characteristics

Built-in High-speed CR

| Parameter | Symbol | Conditions | | Value | | Unit | Remarks | |
|------------------------------|-------------------|-------------------------------------------------------------------------------|-------------|-------|------|------|--------------------------------------|--|
| Farameter | Symbol | Conditions | Min Typ Max | | Max | Unit | reillaiks | |
| | | T _A = + 25°C | 3.92 | 4 | 4.08 | | | |
| | | $T_A = 0^{\circ}C$ to + 85°C | 3.9 | 4 | 4.1 | | When trimming* ¹ | |
| | | $T_{A} = -40^{\circ}C \text{ to } + 105^{\circ}C$ | 3.88 | 4 | 4.12 | | When trimming* ¹ | |
| Clock frequency | f _{CRH} | $T_{A} = + 25^{\circ}C$ $V_{CC} \le 3.6 \text{ V}$ | 3.94 | 4 | 4.06 | MHz | When trimming*1 When not trimming *2 | |
| | | $T_A = -20^{\circ}C \text{ to } + 85^{\circ}C$ $V_{CC} \le 3.6 \text{ V}$ | 3.92 | 4 | 4.08 | | | |
| | | $T_A = -20^{\circ}C \text{ to } + 105^{\circ}C$ $V_{CC} \le 3.6 \text{ V}$ | 3.9 | 4 | 4.1 | | | |
| | | $T_{A} = -40^{\circ}C \text{ to } + 105^{\circ}C$ | 2.8 | 4 | 5.2 | | When not trimming | |
| Frequency stabilization time | t _{CRWT} | - | - | - | 30 | μs | *2 | |

*1: In the case of using the values in CR trimming area of Flash memory at shipment for frequency/temperature trimming.

*2: This is the time to stabilize the frequency of high-speed CR clock after setting trimming value.

This period is able to use high-speed CR clock as source clock.



Built-in Low-speed CR

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

| Parameter | Symbol | Conditions | | Value | | Unit | Remarks |
|-----------------|------------------|------------|-----|-------|-----|------|-----------|
| | Symbol | Conditions | Min | Тур | Max | Unit | Reillarks |
| Clock frequency | f _{CRL} | - | 50 | 100 | 150 | kHz | |

12.4.4 Operating Conditions of Main PLL (In the case of using main clock for input of PLL)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 105^{\circ}\text{C})$

| Parameter | Symbol | | Value | | Unit | Remarks |
|-------------------------------------------------------------------------|---------------------|-----|-------|-----|------------|---------|
| Farameter | Symbol | Min | Тур | Max | Onit | Remarks |
| PLL oscillation stabilization wait time* ¹ (LOCK UP time) | t _{LOCK} | 100 | - | - | μs | |
| PLL input clock frequency | f _{PLLI} | 4 | - | 16 | MHz | |
| PLL multiplication rate | - | 5 | - | 37 | multiplier | |
| PLL macro oscillation clock frequency | f _{PLLO} | 75 | - | 150 | MHz | |
| Main PLL clock frequency* ² | f _{CLKPLL} | - | - | 72 | MHz | |

*1: Time from when the PLL starts operating until the oscillation stabilizes.

*2: For more information about Main PLL clock (CLKPLL), see "Chapter: Clock" in "FM3 Family Peripheral Manual".

12.4.5 Operating Conditions of Main PLL (In the case of using built-in high-speed CR for input clock of Main PLL)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$


| Parameter | Symbol | Value | Unit | Remarks | | | |
|-------------------------------------------------------------------------|---------------------|-------|------|---------|------------|----------|--|
| | Symbol | Min | Тур | Max | Onit | Reinarks | |
| PLL oscillation stabilization wait time* ¹ (LOCK UP time) | t _{LOCK} | 100 | - | - | μs | | |
| PLL input clock frequency | f _{PLLI} | 3.8 | 4 | 4.2 | MHz | | |
| PLL multiplication rate | - | 19 | - | 35 | multiplier | | |
| PLL macro oscillation clock frequency | f _{PLLO} | 72 | - | 150 | MHz | | |
| Main PLL clock frequency* ² | f _{CLKPLL} | - | - | 72 | MHz | | |

*1: Time from when the PLL starts operating until the oscillation stabilizes.


*2: For more information about Main PLL clock (CLKPLL), see "Chapter 2-1: Clock" in "FM3 Family Peripheral Manual".


Note: Make sure to input to the Main PLL source clock, the high-speed CR clock (CLKHC) that the frequency/temperature has been trimmed.

When setting PLL multiple rate, please take the accuracy of the built-in high-speed CR clock into account and prevent the master clock from exceeding the maximum frequency.




















12.4.11 Quadrature Position/Revolution Counter timing

| Barranatar | Querry has h | | Val | | |
|------------------------------------------------------------|-------------------|----------------------|----------------------|-----|------|
| Parameter | Symbol | Conditions | Min | Max | Unit |
| AIN pin H width | t _{AHL} | - | | | |
| AIN pin L width | t _{ALL} | - | | | |
| BIN pin H width | t _{BHL} | - | | | |
| BIN pin L width | t _{BLL} | - | | | |
| BIN rising time from AIN pin H level | t _{AUBU} | PC_Mode2 or PC_Mode3 | | | |
| AIN falling time from BIN pin H level | t _{BUAD} | PC_Mode2 or PC_Mode3 | | | |
| BIN falling time from AIN pin L level | t _{ADBD} | PC_Mode2 or PC_Mode3 | | | |
| AIN rising time from BIN pin L level | t _{BDAU} | PC_Mode2 or PC_Mode3 | | | |
| AIN rising time from BIN pin H level | t _{BUAU} | PC_Mode2 or PC_Mode3 | 2t _{CYCP} * | - | ns |
| BIN falling time from AIN pin H level | t _{AUBD} | PC_Mode2 or PC_Mode3 | | | |
| AIN falling time from BIN pin L level | t _{BDAD} | PC_Mode2 or PC_Mode3 | | | |
| BIN rising time from AIN pin L level | t _{ADBU} | PC_Mode2 or PC_Mode3 | | | |
| ZIN pin H width | t _{ZHL} | QCR:CGSC=0 | | | |
| ZIN pin L width | t _{ZLL} | QCR:CGSC=0 | | | |
| AIN/BIN rise and falling time from determined ZIN level | t _{ZABE} | QCR:CGSC=1 | | | |
| Determined ZIN level from AIN/BIN rise and falling time | t _{ABEZ} | QCR:CGSC=1 | | | |

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

*: $t_{\mbox{CYCP}}$ indicates the APB bus clock cycle time.

About the APB bus number which the Quadrature Position/Revolution Counter is connected to, see "Block Diagram" in this data sheet.





12.5 12-bit A/D Converter

Electrical Characteristics for the A/D Converter

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = AVRL = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

| _ | Symbol | Pin | Value | | | T | |
|-----------------------------------------------|------------------|------|-------------------|----------|------------------|------|--------------------------|
| Parameter | | name | Min | Тур | Max | Unit | Remarks |
| Resolution | - | - | - | - | 12 | bit | |
| Integral Nonlinearity | - | - | - | ± 1.5 | ± 4.5 | LSB | |
| Differential Nonlinearity | - | - | - | ± 1.7 | ± 2.5 | LSB | AVRH = 2.7 V to |
| Zero transition voltage | V _{ZT} | ANxx | - | ± 10 | ± 15 | mV | 5.5 V |
| Full-scale transition voltage | V _{FST} | ANxx | - | AVRH ± 5 | AVRH ± 15 | mV | |
| Conversion time | | | 0.8* ¹ | - | - | | $AV_{CC} \ge 4.5 V$ |
| Conversion time | - | - | 1.0* ¹ | - | - | μs | AV_{CC} < 4.5 V |
| Sampling time*2 | | | 0.24 | - | 10 | | $AV_{CC} \ge 4.5 V$ |
| Sampling time | t _s | - | 0.3 | - | 10 | μs | $AV_{CC} < 4.5 V$ |
| 2 | | | 40 | - | | ns | AV _{CC} ≥ 4.5 V |
| Compare clock cycle*3 | t _{CCK} | - | 50 | - | 1000 | | $AV_{CC} < 4.5 V$ |
| State transition time to operation permission | t _{STT} | - | - | - | 1.0 | μs | |
| Analog input capacity | C _{AIN} | - | - | - | 9.7 | pF | |
| | D | | _ | | 1.7 | kΩ | AV _{CC} ≥ 4.5 V |
| Analog input resistor | R _{AIN} | - | - | - | 2.4 | K12 | AV_{CC} < 4.5 V |
| Interchannel disparity | - | - | - | - | 4 | LSB | |
| Analog port input current | - | ANxx | - | - | 5 | μA | |
| Analog input voltage | - | ANxx | AVRL | - | AVRH | V | |
| Reference voltage | - | AVRH | 2.7 | - | AV _{cc} | V | |
| | - | AVRL | AV _{SS} | - | AV _{SS} | V | |

*1: The conversion time is the value of sampling time (t_S) + compare time (t_C) .

The condition of the minimum conversion time is the following.

 $AV_{CC} \ge 4.5 \text{ V}, \text{HCLK}=50 \text{ MHz}$ sampling time: 240 ns, compare time: 560 ns.

AV_{CC} < 4.5 V, HCLK=40 MHz sampling time: 300 ns, compare time: 700 ns

Ensure that it satisfies the value of the sampling time (t_s) and compare clock cycle (t_{CCK}).

For setting of the sampling time and compare clock cycle, see "Chapter 1-1: A/D Converter" in "FM3 Family Peripheral Manual Analog Macro Part".

The register settings of the A/D Converter are reflected in the operation according to the APB bus clock timing.


For the number of the APB bus to which the A/D Converter is connected, see "Block Diagram".

The base clock (HCLK) is used to generate the sampling time and the compare clock cycle.

*2: A necessary sampling time changes by external impedance. Ensure that it sets the sampling time to satisfy (Equation 1).

*3: The compare time (t_c) is the value of (Equation 2).





(Equation 1) $t_S \ge (R_{AIN} + R_{EXT}) \times C_{AIN} \times 9$

| ts: | Sampling time |
|--------------------|-----------------------------------------------------------------------------------------------------|
| R _{AIN} : | input resistor of A/D = 1.5 kΩ at 4.5 V \leq AV _{CC} \leq 5.5 V ch.0 to ch.7 |
| | input resistor of A/D = 1.6 kΩ at 4.5 V \leq AV _{CC} \leq 5.5 V ch.8 to ch.15 |
| | input resistor of A/D = 1.7 k Ω at 4.5 V \leq AV _{CC} \leq 5.5 V ch.16 to ch.26 |
| | input resistor of A/D = 2.2 kΩ at 2.7 V \leq AV _{CC} < 4.5 V ch.0 to ch.7 |
| | input resistor of A/D = 2.3 kΩ at 2.7 V \leq AV _{CC} < 4.5 V ch.8 to ch.15 |
| | input resistor of A/D = 2.4 kΩ at 2.7 V \leq AV _{CC} < 4.5 V ch.16 to ch.26 |
| C _{AIN} : | input capacity of A/D = 9.7 pF at 2.7 V \leq AV _{CC} \leq 5.5 V |
| R _{EXT} : | Output impedance of external circuit |

(Equation 2) $t_c = t_{CCK} \times 14$

| t _C : | Compare time |
|--------------------|---------------------|
| t _{сск} : | Compare clock cycle |



12.9.2 Return Factor: Reset

The return time from Low-Power consumption mode is indicated as follows. It is from releasing reset to starting the program operation.

Return Count Time

 $(V_{CC} = 2.7V \text{ to } 5.5V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

| Parameter | Symbol | | Value | Unit | Remarks |
|-----------------------------------------------------------------|-------------------|-----|-------|------|-----------------|
| | Symbol | Тур | Max* | Unit | |
| Sleep mode | | 148 | 263 | μs | |
| High-speed CR Timer mode, Main Timer mode, PLL Timer mode | | 148 | 263 | μs | |
| Low-speed CR Timer mode | | 248 | 463 | μs | |
| Sub Timer mode | t _{RCNT} | 312 | 496 | μs | |
| RTC mode, Stop mode | | 268 | 503 | μs | |
| Deep Standby RTC mode | | 308 | 583 | μs | When RAM is off |
| Deep Standby Stop mode | | 268 | 503 | μs | When RAM is on |

*: The maximum value depends on the accuracy of built-in CR.

Operation example of return from Low-Power consumption mode (by INITX)

