



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, Voltage Detect, WDT
Number of I/O	41
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21216jfp-u1

1.2 Performance Overview

Table 1.1 outlines the Functions and Specifications for R8C/20 Group and Table 1.2 outlines the Functions and Specifications for R8C/21 Group.

Table 1.1 Functions and Specifications for R8C/20 Group

Item		Specification
CPU	Number of fundamental instructions	89 instructions
	Minimum instruction execution time	50 ns ($f(XIN) = 20 \text{ MHz}$, VCC = 3.0 to 5.5 V) 100 ns ($f(XIN) = 10 \text{ MHz}$, VCC = 2.7 to 5.5 V)
	Operating mode	Single-chip
	Address space	1 Mbyte
	Memory capacity	Refer to Table 1.3 Product Information for R8C/20 Group
Peripheral Function	Ports	I/O ports: 41 pins, Input port: 3 pins
	Timers	Timer RA: 8 bits x 1 channel, Timer RB: 8 bits x 1 channel (Each timer equipped with 8-bit prescaler) Timer RD: 16 bits x 2 channel (Circuits of input capture and output compare) Timer RE: With compare match function
	Serial interface	1 channel (UART0) Clock synchronous I/O, UART 1 channel (UART1) UART
	Clock synchronous serial interface	1 channel I ² C bus interface ⁽²⁾ , Clock synchronous serial I/O with chip select
	LIN module	Hardware LIN: 1 channel (timer RA, UART0)
	A/D converter	10-bit A/D converter: 1 circuit, 12 channels
	Watchdog timer	15 bits x 1 channel (with prescaler) Reset start selectable
	Interrupt	Internal: 11 sources, External: 5 sources, Software: 4 sources, Priority level: 7 levels
	Clock generation circuits	2 circuits XIN clock generation circuit (with on-chip feedback resistor) On-chip oscillator (high speed, low speed) High-speed on-chip oscillator has frequency adjustment function.
	Oscillation stop detection function	Stop detection of XIN clock oscillation
	Voltage detection circuit	On-chip
	Power-on reset circuit include	On-chip
Electric Characteristics	Supply voltage	VCC = 3.0 to 5.5 V ($f(XIN) = 20 \text{ MHz}$)(J version) VCC = 3.0 to 5.5 V ($f(XIN) = 16 \text{ MHz}$)(K version) VCC = 2.7 to 5.5 V ($f(XIN) = 10 \text{ MHz}$)
	Current consumption	Typ. 11.0 mA (VCC = 5 V, $f(XIN) = 20 \text{ MHz}$, High-speed on-chip oscillator stopping) Typ. 5.3 mA (VCC = 5 V, $f(XIN) = 10 \text{ MHz}$, High-speed on-chip oscillator stopping)
Flash Memory	Programming and erasure voltage	VCC = 2.7 to 5.5 V
	Programming and erasure endurance	100 times
Operating Ambient Temperature		-40 to 85°C -40 to 125°C (option ⁽¹⁾)
Package		48-pin mold-plastic LQFP

NOTES:

- When using options, be sure to inquire about the specification.
- I²C bus is a registered trademark of Koninklijke Philips Electronics N.V.

Table 1.2 Functions and Specifications for R8C/21 Group

Item		Specification
CPU	Number of fundamental instructions	89 instructions
	Minimum instruction execution time	50 ns ($f(XIN) = 20 \text{ MHz}$, $VCC = 3.0 \text{ to } 5.5 \text{ V}$) 100 ns ($f(XIN) = 10 \text{ MHz}$, $VCC = 2.7 \text{ to } 5.5 \text{ V}$)
	Operating mode	Single-chip
	Address space	1 Mbyte
	Memory capacity	Refer to Table 1.4 Product Information for R8C/21 Group
Peripheral Function	Ports	I/O ports: 41 pins, Input port: 3 pins
	Timers	Timer RA: 8 bits x 1 channel, Timer RB: 8 bits x 1 channel (Each timer equipped with 8-bit prescaler) Timer RD: 16 bits x 2 channel (Circuits of input capture and output compare) Timer RE: With compare match function
	Serial interface	1 channel (UART0) Clock synchronous I/O, UART 1 channel (UART1) UART
	Clock synchronous serial interface	1 channel I ² C bus interface ⁽²⁾ , Clock synchronous serial I/O with chip select
	LIN module	Hardware LIN: 1 channel (Timer RA, UART0)
	A/D converter	10-bit A/D converter: 1 circuit, 12 channels
	Watchdog timer	15 bits x 1 channel (with prescaler) Reset start selectable
	Interrupts	Internal: 11 sources, External: 5 sources, Software: 4 sources, Priority level: 7 levels
	Clock generation circuits	2 circuits XIN clock generation circuit (with on-chip feedback resistor) On-chip oscillator (high speed, low speed) High-speed on-chip oscillator has frequency adjustment function.
	Oscillation stop detection function	Stop detection of XIN clock oscillation
	Voltage detection circuit	On-chip
	Power-on reset circuit include	On-chip
Electric Characteristics	Supply voltage	$VCC = 3.0 \text{ to } 5.5 \text{ V}$ ($f(XIN) = 20 \text{ MHz}$)(J version) $VCC = 3.0 \text{ to } 5.5 \text{ V}$ ($f(XIN) = 16 \text{ MHz}$)(K version) $VCC = 2.7 \text{ to } 5.5 \text{ V}$ ($f(XIN) = 10 \text{ MHz}$)
	Current consumption	Typ. 11.0 mA ($VCC = 5 \text{ V}$, $f(XIN) = 20 \text{ MHz}$, High-speed on-chip oscillator stopping) Typ. 5.3 mA ($VCC = 5 \text{ V}$, $f(XIN) = 10 \text{ MHz}$, High-speed on-chip oscillator stopping)
Flash Memory	Programming and erasure voltage	$VCC = 2.7 \text{ to } 5.5 \text{ V}$
	Programming and erasure endurance	10,000 times (data flash) 1,000 times (program ROM)
Operating Ambient Temperature		-40 to 85°C -40 to 125°C (option ⁽¹⁾)
Package		48-pin mold-plastic LQFP

NOTES:

1. When using options, be sure to inquire about the specification.
2. I²C bus is a registered trademark of Koninklijke Philips Electronics N.V.

1.3 Block Diagram

Figure 1.1 shows a Block Diagram.





Figure 1.1 Block Diagram

Table 1.4 Product Information for R8C/21 Group**Current of Aug. 2008**

Type No.	ROM Capacity		RAM Capacity	Package Type	Remarks	
	Program ROM	Data Flash				
R5F21216JFP	32 Kbytes	1 Kbyte X 2	2 Kbytes	PLQP0048KB-A	J version	Flash memory version
R5F21217JFP	48 Kbytes	1 Kbyte X 2	2.5 Kbytes	PLQP0048KB-A		
R5F21218JFP	64 Kbytes	1 Kbyte X 2	3 Kbytes	PLQP0048KB-A		
R5F2121AJFP	96 Kbytes	1 Kbyte X 2	5 Kbytes	PLQP0048KB-A		
R5F2121CJFP	128 Kbytes ⁽¹⁾	1 Kbyte X 2	6 Kbytes	PLQP0048KB-A		
R5F21216KFP	32 Kbytes	1 Kbyte X 2	2 Kbytes	PLQP0048KB-A	K version	
R5F21217KFP	48 Kbytes	1 Kbyte X 2	2.5 Kbytes	PLQP0048KB-A		
R5F21218KFP	64 Kbytes	1 Kbyte X 2	3 Kbytes	PLQP0048KB-A		
R5F2121AKFP	96 Kbytes	1 Kbyte X 2	5 Kbytes	PLQP0048KB-A		
R5F2121CKFP	128 Kbytes ⁽¹⁾	1 Kbyte X 2	6 Kbytes	PLQP0048KB-A		

NOTE:

1. Do not use addresses 20000h to 23FFFh because these areas are used for the emulator debugger.
Refer to **23. Notes on Emulator Debugger** of Hardware Manual.

**Figure 1.3 Type Number, Memory Size, and Package of R8C/21 Group**

2.8.7 Interrupt Enable Flag (I)

The I flag enables a maskable interrupt.

An interrupt is disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers. 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL, 3 bits wide, assigns processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has greater priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

3. Memory

3.1 R8C/20 Group

Figure 3.1 shows a Memory Map of R8C/20 Group. The R8C/20 Group has 1 Mbyte of address space from address 00000h to FFFFFh.

The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFR) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future user and cannot be accessed by users.




Figure 3.1 Memory Map of R8C/20 Group

3.2 R8C/21 Group

Figure 3.2 shows a Memory Map of R8C/21 Group. The R8C/21 Group has 1 Mbyte of address space from address 00000h to FFFFFh.


The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal ROM (data flash) is allocated addresses 02400h to 02BFFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFR) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated them. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.



NOTES:

1. Data flash block A (1 Kbyte) and B (1 Kbyte) are shown.
2. The blank regions are reserved. Do not access locations in these regions.
3. Do not use addresses 20000h to 23FFFh because these areas are used for the emulator debugger. Refer to 23. Notes on Emulator Debugger of Hardware Manual.

Part Number	Internal ROM			Internal RAM		
	Size	Address 0YYYYh	Address ZZZZh	Size	Address 0XXXXh	Address 0SSSSh
R5F21216JFP, R5F21216KFP	32 Kbytes	08000h	-	2 Kbytes	00BFFh	-
R5F21217JFP, R5F21217KFP	48 Kbytes	04000h	-	2.5 Kbytes	00DFFh	-
R5F21218JFP, R5F21218KFP	64 Kbytes	04000h	13FFFh	3 Kbytes	00FFFh	-
R5F2121AJFP, R5F2121AKFP	96 Kbytes	04000h	1BFFFh	5 Kbytes	00FFFh	037FFh
R5F2121CJFP, R5F2121CKFP	128 Kbytes	04000h	23FFFh	6 Kbytes	00FFFh	03BFFh

Figure 3.2 Memory Map of R8C/21 Group

Table 4.2 SFR Information (2)⁽¹⁾

Address	Register	Symbol	After reset
0040h			
0041h			
0042h			
0043h			
0044h			
0045h			
0046h			
0047h			
0048h	Timer RD0 Interrupt Control Register	TRD0IC	XXXXXX000b
0049h	Timer RD1 Interrupt Control Register	TRD1IC	XXXXXX000b
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXXX000b
004Bh			
004Ch			
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXXX000b
004Fh	SSU Interrupt Control Register/IIC Bus Interrupt Control Register ⁽²⁾	SSUIC/IICIC	XXXXXX000b
0050h			
0051h	UART0 Transmit Interrupt Control Register	S0TIC	XXXXXX000b
0052h	UART0 Receive Interrupt Control Register	S0RIC	XXXXXX000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC	XXXXXX000b
0054h	UART1 Receive Interrupt Control Register	S1RIC	XXXXXX000b
0055h	INT2 Interrupt Control Register	INT2IC	XX00X000b
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXXX000b
0057h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh			
005Ch			
005Dh	INT0 Interrupt Control Register	INT0IC	XX00X000b
005Eh			
005Fh			
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah			
006Bh			
006Ch			
006Dh			
006Eh			
006Fh			
0070h			
0071h			
0072h			
0073h			
0074h			
0075h			
0076h			
0077h			
0078h			
0079h			
007Ah			
007Bh			
007Ch			
007Dh			
007Eh			
007Fh			

X: Undefined

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.
2. Selected by the IICSEL bit in the PMR register.

Table 4.3 SFR Information (3)⁽¹⁾

Address	Register	Symbol	After reset
0080h			
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h			
0089h			
008Ah			
008Bh			
008Ch			
008Dh			
008Eh			
008Fh			
0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh XXh
00A3h			
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UART0 Receive Buffer Register	U0RB	XXh XXh
00A7h			
00A8h	UART1 Transmit/Receive Mode Register	U1MR	00h
00A9h	UART1 Bit Rate Register	U1BRG	XXh
00AAh	UART1 Transmit Buffer Register	U1TB	XXh XXh
00ABh			
00ACh	UART1 Transmit/Receive Control Register 0	U1C0	00001000b
00ADh	UART1 Transmit/Receive Control Register 1	U1C1	00000010b
00AEh	UART1 Receive Buffer Register	U1RB	XXh XXh
00AFh			
00B0h			
00B1h			
00B2h			
00B3h			
00B4h			
00B5h			
00B6h			
00B7h			
00B8h	SS Control Register H/IIC Bus Control Register 1 ⁽²⁾	SSCRH/ICCR1	00h
00B9h	SS Control Register L/IIC Bus Control Register 2 ⁽²⁾	SSCRL/ICCR2	01111101b
00BAh	SS Mode Register/IIC Bus Mode Register 1 ⁽²⁾	SSMR/ICMR	00011000b
00BBh	SS Enable Register/IIC Bus Interrupt Enable Register ⁽²⁾	SSER/ICIER	00h
00BCh	SS Status Register/IIC Bus Status Register ⁽²⁾	SSSR/ICSR	00h/0000X000b
00BDh	SS Mode Register 2/Slave Address Register ⁽²⁾	SSMR2/SAR	00h
00BEh	SS Transmit Data Register/IIC Bus Transmit Data Register ⁽²⁾	SSTDR/ICDRT	FFh
00BFh	SS Receive Data Register/IIC Bus Receive Data Register ⁽²⁾	SSRDR/ICDRR	FFh

X: Undefined

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.
2. Selected by the IICSEL bit in the PMR register.

5. Electrical Characteristics

Table 5.1 Absolute Maximum Ratings

Symbol	Parameter	Condition	Rated value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
Vi	Input voltage		-0.3 to Vcc+0.3	V
Vo	Output voltage		-0.3 to Vcc+0.3	V
Pd	Power dissipation	-40°C ≤ Topr ≤ 85°C	300	mW
		85°C < Topr ≤ 125°C	125	mW
Topr	Operating ambient temperature		-40 to 85 (J version) / -40 to 125 (K version)	°C
Tstg	Storage temperature		-65 to 150	°C

Table 5.2 Recommended Operating Conditions

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
Vcc/AVcc	Supply voltage		2.7	—	5.5	V
Vss/AVcc	Supply voltage		—	0	—	V
ViH	Input "H" voltage		0.8Vcc	—	Vcc	V
ViL	Input "L" voltage		0	—	0.2Vcc	V
IoH(sum)	Peak sum output "H" current	Sum of all Pins IoH (peak)	—	—	-60	mA
IoH(peak)	Peak output "H" current		—	—	-10	mA
IoH(avg)	Average output "H" current		—	—	-5	mA
IoL(sum)	Peak sum output "L" currents	Sum of all Pins IoL (peak)	—	—	60	mA
IoL(peak)	Peak output "L" currents		—	—	10	mA
IoL(avg)	Average output "L" current		—	—	5	mA
f(XIN)	XIN clock input oscillation frequency		3.0 V ≤ Vcc ≤ 5.5 V -40°C ≤ Topr ≤ 85°C	0	—	20 MHz
			3.0 V ≤ Vcc ≤ 5.5 V -40°C ≤ Topr ≤ 125°C	0	—	16 MHz
			2.7 V ≤ Vcc < 3.0 V	0	—	10 MHz
—	System clock	OCD2 = 0 When XIN clock is selected.	3.0 V ≤ Vcc ≤ 5.5 V -40°C ≤ Topr ≤ 85°C	0	—	20 MHz
			3.0 V ≤ Vcc ≤ 5.5 V -40°C ≤ Topr ≤ 125°C	0	—	16 MHz
			2.7 V ≤ Vcc < 3.0 V	0	—	10 MHz
		OCD2 = 1 When on-chip oscillator clock is selected.	FRA01 = 0 When low-speed on-chip oscillator clock is selected.	—	125	— kHz
			FRA01 = 1 When high-speed on-chip oscillator clock is selected. 3.0 V ≤ Vcc ≤ 5.5 V -40°C ≤ Topr ≤ 85°C	—	—	20 MHz
			FRA01 = 1 When high-speed on-chip oscillator clock is selected.	—	—	10 MHz

NOTES:

1. Vcc = 2.7 to 5.5 V at Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
2. The average output current indicates the average value of current measured during 100 ms.

Table 5.3 A/D Converter Characteristics

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
—	Resolution	V _{ref} = AVcc	—	—	10	Bits
—	Absolute Accuracy	10-bit mode	φAD = 10 MHz, V _{ref} = AVcc = 5.0 V	—	—	±3 LSB
		8-bit mode	φAD = 10 MHz, V _{ref} = AVcc = 5.0 V	—	—	±2 LSB
		10-bit mode	φAD = 10 MHz, V _{ref} = AVcc = 3.3 V	—	—	±5 LSB
		8-bit mode	φAD = 10 MHz, V _{ref} = AVcc = 3.3 V	—	—	±2 LSB
Rladder	Resistor ladder	V _{ref} = AVcc	10	—	40	kΩ
t _{conv}	Conversion time	10-bit mode	φAD = 10 MHz, V _{ref} = AVcc = 5.0 V	3.3	—	μs
		8-bit mode	φAD = 10 MHz, V _{ref} = AVcc = 5.0 V	2.8	—	μs
V _{ref}	Reference voltage		2.7	—	AVcc	V
V _{IA}	Analog input voltage ⁽²⁾		0	—	AVcc	V
—	A/D operating clock frequency	Without sample & hold	0.25	—	10	MHz
		With sample & hold	1	—	10	MHz

NOTES:

1. V_{CC} = AV_{CC} = 2.7 to 5.5 V at T_{OPR} = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
2. When analog input voltage exceeds reference voltage, A/D conversion result is 3FFh in 10-bit mode, FFh in 8-bit mode.


**Figure 5.1 Ports P0 to P4, P6 Timing Measurement Circuit**

Table 5.13 Timing Requirements of I²C Bus Interface(1)

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
tsCL	SCL input cycle time		12tCyc + 600 ⁽²⁾	—	—	ns
tsCLH	SCL input "H" width		3tCyc + 300 ⁽²⁾	—	—	ns
tsCLL	SCL input "L" width		5tCyc + 300 ⁽²⁾	—	—	ns
tsf	SCL, SDA input falling time		—	—	300	ns
tSP	SCL, SDA input spike pulse rejection time		—	—	1tCyc ⁽²⁾	ns
tBUF	SDA input bus-free time		5tCyc ⁽²⁾	—	—	ns
tSTAH	Start condition input hole time		3tCyc ⁽²⁾	—	—	ns
tSTAS	Retransmit start condition input setup time		3tCyc ⁽²⁾	—	—	ns
tSTOP	Stop condition input setup time		3tCyc ⁽²⁾	—	—	ns
tSOAS	Data input setup time		1tCyc + 20 ⁽²⁾	—	—	ns
tSDAH	Data input hold time		0	—	—	ns

NOTES:

1. V_{CC} = 2.7 to 5.5 V, V_{SS} = 0V at T_{OPR} = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
2. 1tCyc = 1/f₁(s)


**Figure 5.7 I/O Timing of I²C Bus Interface**

Table 5.14 Electrical Characteristics (1) [Vcc = 5 V]

Symbol	Parameter	Condition	Standard			Unit		
			Min.	Typ.	Max.			
VOH	Output "H" Voltage	Except XOUT	I _{OH} = -5 mA	Vcc - 2.0	-	Vcc	V	
			I _{OH} = -200 µA	Vcc - 0.3	-	Vcc	V	
		XOUT	Drive capacity HIGH	I _{OH} = -1 mA	Vcc - 2.0	-	Vcc	V
			Drive capacity LOW	I _{OH} = -500 µA	Vcc - 2.0	-	Vcc	V
VOL	Output "L" Voltage	Except XOUT	I _{OL} = 5 mA	-	-	2.0	V	
			I _{OL} = 200 µA	-	-	0.45	V	
		XOUT	Drive capacity HIGH	I _{OL} = 1 mA	-	-	2.0	V
			Drive capacity LOW	I _{OL} = 500 µA	-	-	2.0	V
VT+VT-	Hysteresis	INT0, INT1, INT2, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, SSI, SCL, SDA, SSO			0.1	0.5	-	V
		RESET			0.1	1.0	-	V
I _{IH}	Input "H" current		VI = 5 V, Vcc = 5 V	-	-	5.0	µA	
I _{IL}	Input "L" current		VI = 0 V, Vcc = 5 V	-	-	-5.0	µA	
R _{PULLUP}	Pull-Up Resistance		VI = 0 V, Vcc = 5 V	30	50	167	kΩ	
R _{XIN}	Feedback Resistance	XIN			-	1.0	-	MΩ
V _{RAM}	RAM Hold Voltage		During stop mode	2.0	-	-	V	

NOTE:


1. Vcc = 4.2 to 5.5 V at Topr = -40 to 85°C (J version) / -40 to 125°C (K version), f(XIN) = 20 MHz, unless otherwise specified.

**Table 5.15 Electrical Characteristics (2) [Vcc = 5 V]
(Topr = -40 to 85°C (J version) / -40 to 125°C (K version), Unless Otherwise Specified.)**

Symbol	Parameter	Condition	Standard			Unit	
			Min.	Typ.	Max.		
Icc	Power supply current (Vcc = 3.3 to 5.5 V) In single-chip mode, the output pins are open and other pins are Vss	High-clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	—	11.0	22.0	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	—	8.8	17.6	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	—	5.8	—	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	—	5.0	—	mA
			XIN = 16MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	—	3.8	—	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	—	2.8	—	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	—	5.8	11.6	mA
			XIN clock off High-speed on-chip oscillator on fOCO= 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	—	2.5	—	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 FMR47 = 1	—	143	286	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA20 = 0 VCA26 = VCA27 = 0	—	53	106	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA20 = 0 VCA26 = VCA27 = 0	—	38	76	μA
		Stop mode Topr = 25°C	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA26 = VCA27 = 0	—	0.8	3.0	μA
		Stop mode Topr = 85°C	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA26 = VCA27 = 0	—	1.2	—	μA
		Stop mode Topr = 125°C	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA26 = VCA27 = 0	—	4.0	—	μA

Table 5.18 Serial Interface

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(CK)}$	CLK0 input cycle time	200	—	ns
$t_{w(CKH)}$	CLK0 input "H" width	100	—	ns
$t_{w(CKL)}$	CLK0 input "L" width	100	—	ns
$t_{d(C-Q)}$	TXDi output delay time	—	50	ns
$t_{h(C-Q)}$	TXDi hold time	0	—	ns
$t_{su(D-C)}$	RXDi input setup time	50	—	ns
$t_{h(C-D)}$	RXDi input hold time	90	—	ns

 $i = 0 \text{ or } 1$ **Figure 5.10 Serial Interface Timing Diagram when $V_{cc} = 5V$** **Table 5.19 External Interrupt $\overline{\text{INT}}_i$ ($i = 0 \text{ to } 3$) Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(\overline{\text{INH}})}$	$\overline{\text{INT}}_i$ input "H" width	250 ⁽¹⁾	—	ns
$t_{w(\overline{\text{INL}})}$	$\overline{\text{INT}}_i$ input "L" width	250 ⁽²⁾	—	ns

NOTES:

- When selecting the digital filter by the $\overline{\text{INT}}_i$ input filter select bit, use the $\overline{\text{INT}}_i$ input HIGH width to the greater value, either (1/digital filter clock frequency $\times 3$) or the minimum value of standard.
- When selecting the digital filter by the $\overline{\text{INT}}_i$ input filter select bit, use the $\overline{\text{INT}}_i$ input LOW width to the greater value, either (1/digital filter clock frequency $\times 3$) or the minimum value of standard.


**Figure 5.11 External Interrupt $\overline{\text{INT}}_i$ Input Timing Diagram when $V_{cc} = 5V$ ($i = 0 \text{ to } 3$)**

Table 5.20 Electrical Characteristics (3) [Vcc = 3 V]

Symbol	Parameter	Condition	Standard			Unit		
			Min.	Typ.	Max.			
VOH	Output "H" voltage	Except XOUT	I _{OH} = -1 mA	Vcc - 0.5	-	Vcc	V	
		XOUT	Drive capacity HIGH	I _{OH} = -0.1 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity LOW	I _{OH} = -50 µA	Vcc - 0.5	-	Vcc	V
VOL	Output "L" voltage	Except XOUT	I _{OL} = 1 mA	-	-	0.5	V	
		XOUT	Drive capacity HIGH	I _{OL} = 0.1 mA	-	-	0.5	V
			Drive capacity LOW	I _{OL} = 50 µA	-	-	0.5	V
VT+VT-	Hysteresis	INT0, INT1, INT2, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, SSI, SCL, SDA, SSO		0.1	0.3	-	V	
		RESET		0.1	0.4	-	V	
I _{IH}	Input "H" current		VI = 3 V, Vcc = 3 V	-	-	4.0	µA	
I _{IL}	Input "L" current		VI = 0 V, Vcc = 3 V	-	-	-4.0	µA	
R _{PULLUP}	Pull-up resistance		VI = 0 V, Vcc = 3 V	66	160	500	kΩ	
R _{XIN}	Feedback resistance	XIN		-	3.0	-	MΩ	
V _{RAM}	RAM hold voltage		During stop mode	2.0	-	-	V	

NOTE:

1. Vcc = 2.7 to 3.3 V at Topr = -40 to 85°C (J version) / -40 to 125°C (K version), f(XIN) = 10 MHz, unless otherwise specified.

Timing Requirements (Unless Otherwise Specified: V_{CC} = 3 V, V_{SS} = 0V at T_{OPR} = 25°C) [V_{CC} = 3 V]

Table 5.22 XIN Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{C(XIN)}	XIN input cycle time	100	—	ns
t _{WH(XIN)}	XIN input "H" width	40	—	ns
t _{WL(XIN)}	XIN input "L" width	40	—	ns




Figure 5.12 XIN Input Timing Diagram when V_{CC} = 3 V

Table 5.23 TRAIO Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{C(TRAIO)}	TRAIO input Cycle time	300	—	ns
t _{WH(TRAIO)}	TRAIO input "H" width	120	—	ns
t _{WL(TRAIO)}	TRAIO input "L" width	120	—	ns





Figure 5.13 TRAIO Input Timing Diagram when V_{CC} = 3 V

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the “Packages” section of the Renesas Technology website.



REVISION HISTORY		R8C/20 Group, R8C/21 Group Datasheet	
Rev.	Date	Description	
		Page	Summary

0.20	Sep 29, 2005	20	<p>Table 4.6 SFR Information (6) revised</p> <ul style="list-style-type: none"> - 0145h: POCR0 → TRDPOCR0 - 0146h, 0147h: TRDCNT0 → TRD0 - 0148h, 0149h: GRA0 → TRDGRA0 - 014Ah, 014Bh: GRB0 → TRDGRB0 - 014Ch, 014Dh: GRC0 → TRDGRC0 - 014Eh, 014Fh: GRD0 → TRDGRD0 - 0155h: POCR1 → TRDPOCR1 - 0156h, 0157h: TRDCNT1 → TRD1 - 0158h, 0159h: GRA1 → TRDGRA1 - 015Ah, 015Bh: GRB1 → TRDGRB1 - 015Ch, 015Dh: GRC1 → TRDGRC1 - 015Eh, 015Fh: GRD1 → TRDGRD1 <p>5. Electrical Characteristics added</p>
		22	
1.00	Nov 15, 2006	All pages	<p>“Preliminary” and “Under development” deleted</p> <p>2 Table 1.1 Functions and Specifications for R8C/20 Group revised. NOTE1 deleted.</p> <p>3 Table 1.2 Functions and Specifications for R8C/21 Group revised. NOTE1 deleted.</p> <p>5 Table 1.3 Product Information for R8C/20 Group; “R5F2120AJFP (D)”, “R5F2120CJFP (D)”, “R5F2120AKFP (D)”, “R5F2120CKFP (D)”, and NOTE added. Figure 1.2 Type Number, Memory Size, and Package of R8C/20 Group; “A: 96 KB” and “C: 128 KB” added.</p> <p>6 Table 1.4 Product Information for R8C/21 Group; “R5F2121AJFP (D)”, “R5F2121CJFP (D)”, “R5F2121AKFP (D)”, “R5F2121CKFP (D)”, and NOTE added. Figure 1.3 Type Number, Memory Size, and Package of R8C/21 Group; “A: 96 KB” and “C: 128 KB” added.</p> <p>13 Figure 3.1 Memory Map of R8C/20 Group revised.</p> <p>14 Figure 3.2 Memory Map of R8C/21 Group revised.</p> <p>15 Table 4.1 SFR Information (1)(1); NOTE8; “The CSPROINI bit in the OFS register is set to 0.” → “The CSPROINI bit in the OFS register is 0.” revised.</p> <p>21 Table 5.1 Absolute Maximum Ratings; Power dissipation revised. Table 5.2 Recommended Operating Conditions; System clock revised.</p> <p>26 Table 5.8 Voltage Monitor 1 Reset Circuit Electrical Characteristics → Table 5.8 Power-on Reset Circuit, Voltage Monitor 1 Reset Circuit Electrical Characteristics⁽¹⁾ replaced. Table 5.8 revised. NOTE3 added. Table 5.9 Power-on Reset Circuit Electrical Characteristics deleted. Figure 5.3 Power-on Reset Circuit Electrical Characteristics revised.</p> <p>27 Table 5.10 High-Speed On-Chip Oscillator Circuit Electrical Characteristics → Table 5.9 High-Speed On-Chip Oscillator Circuit Electrical Characteristics revised.</p>

REVISION HISTORY		R8C/20 Group, R8C/21 Group Datasheet	
Rev.	Date	Description	
		Page	Summary
1.00	Nov 15, 2006	33	Table 5.15 Electrical Characteristics (1) [VCC = 5 V] → Table 5.14 Electrical Characteristics (1) [VCC = 5 V] revised. RAM Hold Voltage, Min.; “1.8” → “2.0” corrected.
		34	Table 5.16 Electrical Characteristics (2) [Vcc = 5 V] → Table 5.15 Electrical Characteristics (2) [Vcc = 5 V] revised. Wait mode revised.
		37	Table 5.21 Electrical Characteristics (3) [VCC = 3 V] → Table 5.20 Electrical Characteristics (3) [VCC = 3 V] revised. RAM hold voltage, Min.; “1.8” → “2.0” corrected.
		38	Table 5.22 Electrical Characteristics (4) [Vcc = 3 V] → Table 5.21 Electrical Characteristics (4) [Vcc = 3 V] revised. Wait mode revised.
2.00	Aug 27, 2008	–	“RENESAS TECHNICAL UPDATE” reflected: TN-16C-A172A/E
		5, 6	Table 1.3, Table 1.4 revised Figure 1.2, Figure 1.3; ROM number “XXX” added
		13, 14	Figure 3.1, Figure 3.2; “Expanding area” deleted
		21	Table 5.2; NOTE2 revised
		23	Table 5.4; NOTE2 and NOTE4 revised
		24	Table 5.5; NOTE2 and NOTE5 revised
		25	Table 5.6; “td(Vdet1-A)” added, NOTE5 added Table 5.7; “td(Vdet2-A)” and NOTE2 revised, NOTE5 added
		26	Table 5.8; “trth” and NOTE2 revised Figure 5.3 revised

All trademarks and registered trademarks are the property of their respective owners.