



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

5·XFI

2 0 0 0 0 0	
Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	16MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, Voltage Detect, WDT
Number of I/O	41
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	2.5K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21217kfp-u1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### **1.2 Performance Overview**

Table 1.1 outlines the Functions and Specifications for R8C/20 Group and Table 1.2 outlines the Functions and Specifications for R8C/21 Group.

	Item	Specification		
CPU	Number of fundamental instructions			
	Minimum instruction execution time	50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V)		
		100  ns (f(XIN) = 10  MHz,  VCC = 2.7  to  5.5  V)		
	Operating mode	Single-chip		
	Address space	1 Mbyte		
	Memory capacity	Refer to Table 1.3 Product Information for R8C/20 Group		
Peripheral	Ports	I/O ports: 41 pins, Input port: 3 pins		
Function	Timers	Timer RA: 8 bits x 1 channel,		
- unotion		Timer RB: 8 bits x 1 channel		
		(Each timer equipped with 8-bit prescaler)		
		Timer RD: 16 bits x 2 channel		
		(Circuits of input capture and output compare)		
		Timer RE: With compare match function		
	Serial interface	1 channel (UART0)		
		Clock synchronous I/O, UART		
		1 channel (UART1)		
		UART		
	Clock synchronous serial interface	1 channel		
		I <sup>2</sup> C bus interface <sup>(2)</sup> , Clock synchronous serial I/O with chip		
		select		
	LIN module	Hardware LIN: 1 channel		
		(timer RA, UART0)		
	A/D converter	10-bit A/D converter: 1 circuit, 12 channels		
	Watchdog timer	15 bits x 1 channel (with prescaler)		
	5	Reset start selectable		
	Interrupt	Internal: 11 sources, External: 5 sources, Software: 4 sources,		
		Priority level: 7 levels		
	Clock generation circuits	2 circuits		
		XIN clock generation circuit (with on-chip feedback resistor)		
		On-chip oscillator (high speed, low speed)		
		High-speed on-chip oscillator has frequency adjustment		
		function.		
	Oscillation stop detection	Stop detection of XIN clock oscillation		
	function			
	Voltage detection circuit	On-chip		
	Power-on reset circuit include	On-chip		
Electric	Supply voltage	VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz)(J version)		
Characteristics		VCC = $3.0$ to $5.5$ V (f(XIN) = $16$ MHz)(K version)		
		VCC = 2.7 to 5.5 V (f(XIN) = 10 MHz)		
	Current consumption	Typ. 11.0 mA (VCC = 5 V, f(XIN) = 20 MHz, High-speed on-		
		chip oscillator stopping)		
		Typ. 5.3 mA (VCC = 5 V, f(XIN) = 10 MHz, High-speed on-chip		
		oscillator stopping)		
Flash Memory	Programming and erasure voltage	VCC = 2.7 to 5.5 V		
	Programming and erasure endurance	100 times		
Operating Ambi	ent Temperature	-40 to 85°C		
-		-40 to 125°C (option <sup>(1)</sup> )		
Package		48-pin mold-plastic LQFP		

 Table 1.1
 Functions and Specifications for R8C/20 Group

NOTES:

1. When using options, be sure to inquire about the specification.

2. I<sup>2</sup>C bus is a registered trademark of Koninklijke Philips Electronics N.V.




	Item	Specification		
CPU	Number of fundamental instructions			
	Minimum instruction execution time	50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V)		
		100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)		
	Operating mode	Single-chip		
	Address space	1 Mbyte		
	Memory capacity	Refer to Table 1.4 Product Information for R8C/21 Group		
Peripheral	Ports	I/O ports: 41 pins, Input port: 3 pins		
Function	Timers	Timer RA: 8 bits x 1 channel, Timer RB: 8 bits x 1 channel (Each timer equipped with 8-bit prescaler)		
		Timer RD: 16 bits x 2 channel (Circuits of input capture and output compare)		
	Serial interface	Timer RE: With compare match function 1 channel (UART0)		
	Senarmenace	Clock synchronous I/O, UART		
		1 channel (UART1)		
		UART		
	Clock synchronous serial interface	1 channel		
	Clock Synchronous Senar Interface	$I^{2}C$ bus interface <sup>(2)</sup> , Clock synchronous serial I/O with chip		
		select		
	LIN module	Hardware LIN: 1 channel		
		(Timer RA, UART0)		
	A/D converter	10-bit A/D converter: 1 circuit, 12 channels		
	Watchdog timer	15 bits x 1 channel (with prescaler)		
		Reset start selectable		
	Interrupts	Internal: 11 sources, External: 5 sources, Software: 4 sources, Priority level: 7 levels		
	Clock generation circuits	2 circuits XIN clock generation circuit (with on-chip feedback resistor) On-chip oscillator (high speed, low speed) High-speed on-chip oscillator has frequency adjustmen		
	Oscillation stop detection	function. Stop detection of XIN clock oscillation		
	function	Que et in		
	Voltage detection circuit	On-chip		
<u> </u>	Power-on reset circuit include			
Electric Characteristics	Supply voltage	VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz)(J version) VCC = 3.0 to 5.5 V (f(XIN) = 16 MHz)(K version) VCC = 2.7 to 5.5 V (f(XIN) = 10 MHz)		
	Current consumption	Typ. 11.0 mA (VCC = 5 V, $f(XIN) = 20$ MHz, High-speed on- chip oscillator stopping) Typ. 5.3 mA (VCC = 5 V, $f(XIN) = 10$ MHz, High-speed on-chip oscillator stopping)		
Flash Memory	Programming and erasure voltage	VCC = 2.7 to 5.5 V		
	Programming and erasure	10,000 times (data flash)		
	endurance	1,000 times (program ROM)		
Operating Ambient Temperature		-40 to 85°C		
		-40 to 125°C (option <sup>(1)</sup> )		
Package		48-pin mold-plastic LQFP		


Table 1.2	Functions and Specifications for R8C/21 Group
-----------	---

When using options, be sure to inquire about the specification.
 I<sup>2</sup>C bus is a registered trademark of Koninklijke Philips Electronics N.V.

## 1.3 Block Diagram

Figure 1.1 shows a Block Diagram.





### 1.4 **Product Information**

Table 1.3 lists Product Information for R8C/20 Group and Table 1.4 lists Product Information for R8C/21 Group.

Table 1.3 Prode	able 1.3 Product Information for R8C/20 Group Current of Aug. 2008					
Type No.	ROM Capacity	RAM Capacity	Package Type	Rei	marks	
R5F21206JFP	32 Kbytes	2 Kbytes	PLQP0048KB-A	J version	Flash memory	
R5F21207JFP	48 Kbytes	2.5 Kbytes	PLQP0048KB-A		version	
R5F21208JFP	64 Kbytes	3 Kbytes	PLQP0048KB-A			
R5F2120AJFP	96 Kbytes	5 Kbytes	PLQP0048KB-A			
R5F2120CJFP	128 Kbytes <sup>(1)</sup>	6 Kbytes	PLQP0048KB-A			
R5F21206KFP	32 Kbytes	2 Kbytes	PLQP0048KB-A	K version		
R5F21207KFP	48 Kbytes	2.5 Kbytes	PLQP0048KB-A			
R5F21208KFP	64 Kbytes	3 Kbytes	PLQP0048KB-A			
R5F2120AKFP	96 Kbytes	5 Kbytes	PLQP0048KB-A			
R5F2120CKFP	128 Kbytes <sup>(1)</sup>	6 Kbytes	PLQP0048KB-A			

NOTE:

1. Do not use addresses 20000h to 23FFFh because these areas are used for the emulator debugger. Refer to 23. Notes on Emulator Debugger of Hardware Manual.




Figure 1.2 Type Number, Memory Size, and Package of R8C/20 Group



#### 1.6 **Pin Functions**

Table 1.5 lists the Pin Functions and Table 1.6 lists the Pin Name Information by Pin Number.

Туре	Symbol	I/O Type	Description
Power Supply Input	VCC VSS	I	Apply 2.7 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog Power Supply Input	AVCC, AVSS	I	Applies the power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset Input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN Clock Input	XIN	I	These pins are provided for the XIN clock generation
XIN Clock Output	XOUT	0	circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins. To use an externally derived clock, input it to the XIN pin and leave the XOUT pin open.
INT Interrupt Input	INTO to INT3	I	INT interrupt input pins. INT0 Timer RD input pins. INT1 Timer RA input pins.
Key Input Interrupt	KI0 to KI3	I	Key input interrupt input pins.
Timer RA	TRAIO	I/O	Timer RA I/O pin.
	TRAO	0	Timer RA output pin.
Timer RB	TRBO	0	Timer RB output pin.
Timer RD	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1	I/O	Timer RD I/O ports.
	TRDCLK	I	External clock input pin.
Timer RE	Timer RE TREO O Divided clock output pin.		Divided clock output pin.
Serial Interface	CLK0	I/O	Transfer clock I/O pin.
	RXD0, RXD1	I	Serial data input pins.
	TXD0, TXD1	0	Serial data output pins.
I <sup>2</sup> C Bus Interface	SCL	I/O	Clock I/O pin.
	SDA	I/O	Data I/O pin.
Clock Synchronous	SSI	I/O	Data I/O pin.
Serial I/O with Chip	SCS	I/O	Chip-select signal I/O pin.
Select	SSCK	I/O	Clock I/O pin.
	SSO	I/O	Data I/O pin.
Reference Voltage Input	VREF	I	Reference voltage input pin to A/D converter.
A/D Converter	AN0 to AN11	I	Analog input pins to A/D converter.
I/O Port	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0, P3_1, P3_3 to P3_5, P3_7, P4_3 to P4_5,	I/O	CMOS I/O ports. Each port contains an input/output select direction register, allowing each pin in that port to be directed for input or output individually. Any port set to input can select whether to use a pull-up resistor or not by a program.

#### Table 1.5 **Pin Functions**

I: Input I/O: Input and output O: Output

P6\_0 to P6\_7 P4\_2, P4\_6, P4\_7

Input Port



L

Input only ports.

р.				I/O Pin Fi	unctions for	r of Peripheral Modules	S	r
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	Clock Synchronous Serial I/O with Chip Select	I <sup>2</sup> C Bus Interface	A/D Converte
1		P3_5				SSCK	SCL	
2		P3_3				SSI		
3		P3_4				SCS	SDA	
4	MODE							
5		P4_3						
6		P4_4						
7	RESET							
8	XOUT	P4_7						
9	VSS/AVSS							
10	XIN	P4_6						
11	VCC/AVCC							
12		P2_7		TRDIOD1				
13		 P26		TRDIOC1				
14				TRDIOB1				
15		P2_4		TRDIOA1				
16		P2_3		TRDIOD0				
17		P2_2		TRDIOC0				
18		P2_1		TRDIOB0				
19		P2_0		TRDIOA0/TRDCLK				
20		P1_7	INT1	TRAIO				
21		P1_6			CLK0			
22		 P1_5	(INT1) <sup>(1)</sup>	(TRAIO) <sup>(1)</sup>	RXD0			
23		P1_4		(	TXD0			
24		P1_3	KI3		TABO			AN11
25		P4_5						7.4.411
			INT0	INT0	<b>T</b> \\ <b>D</b> (			
26		P6_6	INT2		TXD1			
27		P6_7	INT3		RXD1			
28		P1_2	KI2					AN10
29		P1_1	KI1					AN9
30		P1_0	KI0					AN8
31		P3_1	110	TRBO				
32		P3_0		TRAO				
33		P6_5						
34		P6_4						
35		P6_3						
36		P0_7						AN0
37		P0_6					1	AN1
38		 P05						AN2
39		P0_4						AN3
40	VREF	P4_2						
41		P6_0		TREO				
42		P6_2						
43		P6_1						
44		P0_3						AN4
45		P0_2						AN5
46		P0_1						AN6
47		P0_0						AN7
48		P3_7				SSO		


Pin Name Information by Pin Number Table 1.6


NOTE: 1. Can be assigned to the pin in parentheses by a program.



# 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. Of these, R0, R1, R2, R3, A0, A1, and FB comprise a register bank. Two sets of register banks are provided.





## 2.8.7 Interrupt Enable Flag (I)

The I flag enables a maskable interrupt.

An interrupt is disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

## 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers. 0 to 31 is executed.

## 2.8.9 Processor Interrupt Priority Level (IPL)

IPL, 3 bits wide, assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has greater priority than IPL, the interrupt is enabled.

### 2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



# 4. Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Table 4.1 to Table 4.6 list the SFR Information.

Address	Register	Symbol	After reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	01101000b
0007h	System Clock Control Register 1	CM1	0010000b
0008h			
0009h			
000Ah	Protect Register	PRCR	00h
000Bh			
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDC	00X11111b
0010h	Address Match Interrupt Register 0	RMAD0	00h
0011h			00h
0012h			00h
0013h	Address Match Interrupt Enable Register	AIER	00h
0014h	Address Match Interrupt Register 1	RMAD1	00h
0015h			00h
0016h			00h
0017h			
0018h			
0019h			
001Ah			
001Bh			
001Ch	Count Source Protect Mode Register	CSPR	00h 10000000b <sup>(8)</sup>
001Dh			
001Eh			
001Fh			
0020h			
0021h			
0022h			
0023h	High-Speed On-Chip Oscillator Control Register 0	FRA0	00h
0024h	High-Speed On-Chip Oscillator Control Register 1	FRA1	When shipping
0025h	High-Speed On-Chip Oscillator Control Register 2	FRA2	00h
0026h			

#### Table 4.1SFR Information (1)<sup>(1)</sup>

Voltage Detection Register 1 <sup>(2)</sup>	VCA1	00001000b
Voltage Detection Register 2 <sup>(6)</sup>	VCA2	00h <sup>(3)</sup>
		0100000b <sup>(4)</sup>
Voltage Monitor 1 Circuit Control Register <sup>(7)</sup>	VW1C	0000X000b <sup>(3)</sup>
		0100X001b <sup>(4)</sup>
Voltage Monitor 2 Circuit Control Register <sup>(5)</sup>	VW2C	00h
•	·	·
	Voltage Detection Register 2 <sup>(6)</sup> Voltage Monitor 1 Circuit Control Register <sup>(7)</sup>	Voltage Detection Register 2 <sup>(6)</sup> VCA2         Voltage Monitor 1 Circuit Control Register <sup>(7)</sup> VW1C

#### 003Fh

X: Undefined

NOTES:

- 1. The blank regions are reserved. Do not access locations in these regions.
- 2. Software reset, watchdog timer reset, and voltage monitor 2 reset do not affect this register.
- 3. The LVD0ON bit in the OFS register is set to 1.
- 4. Power-on reset, voltage monitor 1 reset or the LVD0ON bit in the OFS register is set to 0.
- 5. Software reset, watchdog timer reset, and voltage monitor 2 reset do not affect b2 and b3.
- 6. Software reset, watchdog timer reset, and voltage monitor 2 reset do not affect b7.
- 7. Software reset, the watchdog timer rest, and the voltage monitor 2 reset do not affect other than the b0 and b6.
- 8. The CSPROINI bit in the OFS register is 0.



Address	Register	Symbol	After reset
0040h			
0041h			
0042h			
0043h			
0044h			
0045h 0046h			
0046h 0047h			
0047h 0048h	Timer RD0 Interrupt Control Register	TRDOIC	XXXXX000b
0049h	Timer RD1 Interrupt Control Register	TRD1IC	XXXXX000b
0040h	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004Bh		Inclo	
004Ch			
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh	SSU Interrupt Control Register/IIC Bus Interrupt Control Register <sup>(2)</sup>	SSUIC/IICIC	XXXXX000b
0050h			
0051h	UART0 Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UART0 Receive Interrupt Control Register	SORIC	XXXXX000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC	XXXXX000b
0054h	UART1 Receive Interrupt Control Register	S1RIC	XXXXX000b
0055h	INT2 Interrupt Control Register	INT2IC	XX00X000b
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h			100000
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh			
005Ch	INTO Interrupt Control Desister	INTOIC	XX00X000h
005Dh 005Eh	INT0 Interrupt Control Register	INTOIC	XX00X000b
005Eh			
005FN			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah			
006Bh			
006Ch			
006Dh			
006Eh			
006Fh			
0070h			
0071h			
0072h 0073h			
0073h 0074h			
0074h 0075h			
0075h			
0070h			
0078h			
0079h			
007Ah			
007Bh			
007Ch			
007Dh			
007Eh			
001 211			

#### SFR Information (2)<sup>(1)</sup> Table 4.2

X: Undefined

NOTES:

The blank regions are reserved. Do not access locations in these regions.
 Selected by the IICSEL bit in the PMR register.

Address     Register     Symbol     After       00C0h     A/D Register     AD     XXh       00C1h     AD     XXh       00C2h     Image: Constraint of the symbol	reset
OOC1h         XXh           OOC2h	
00C2h	
00C3h	
00C4h	
00C5h	
00C6h	
00C7h	
00C8h	
00C9h	
00CAh	
00CBh 00CCh 00CDh 00CDh	
00CCh 00CDh 00CDh	
00CCh 00CDh 00CDh	
00CDh	
00CFh	
00D0h	
00D1h	
00D2h	
00D2h	
00D3n ADCON2 00h	
00D4h A/D Control Register 2 00h	
00D6h A/D Control Register 0 ADCON0 00h	
00D7h A/D Control Register 1 ADCON1 00h	
00D8h	
00D9h	
00DAh	
00DBh	
00DCh	
00DDh	
00DEh	
00DFh	
00E0h Port P0 Register P0 XXh	
00E1h Port P1 Register P1 XXh	
00E2h Port P0 Direction Register PD0 00h	
00E3h Port P1 Direction Register PD1 00h	
00E4h Port P2 Register P2 XXh	
00E5h Port P3 Register P3 XXh	
00E6h Port P2 Direction Register PD2 00h	
00E7h Port P3 Direction Register PD3 00h	
00E8h Port P4 Register P4 XXh	
00E9h	
00EAh Port P4 Direction Register PD4 00h	
00EBh 00EBh	
00ECh Port P6 Register P6 XXh	
00EDh	
00Ebh Port P6 Direction Register PD6 00h	
00EFh	
00F0h	
00F0h	
00F1h 00F2h	
00F3h	
00F4h	
00F5h UART1 Function Select Register U1SR XXh	
00F6h	
00F8h Port Mode Register PMR 00h	
00F9h External Input Enable Register INTEN 00h	
00FAh INT Input Filter Select Register INTF 00h	
00FBh Key Input Enable Register KIEN 00h	
00FCh Pull-Up Control Register 0 PUR0 00h	
00FDh Pull-Up Control Register 1 PUR1 XX00X00b	
O0FDh         Pull-Up Control Register 1         PUR1         XX00XX00b           00FEh         00FFh         00	

# Table 4.4SFR Information (4)(1)

X: Undefined

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.



Table 4.6	SFR Information (6) <sup>(1)</sup>
-----------	------------------------------------

Address	Register	Symbol	After reset
0140h	Timer RD Control Register 0	TRDCR0	00h
0141h	Timer RD I/O Control Register A0	TRDIORA0	10001000b
0142h	Timer RD I/O Control Register C0	TRDIORC0	10001000b
0143h	Timer RD Status Register 0	TRDSR0	11100000b
0144h	Timer RD Interrupt Enable Register 0	TRDIER0	11100000b
0145h	Timer RD PWM Mode Output Level Control Register 0	TRDPOCR0	11111000b
0146h	Timer RD Counter 0	TRD0	00h
0147h			00h
0148h	Timer RD General Register A0	TRDGRA0	FFh
0149h			FFh
014Ah	Timer RD General Register B0	TRDGRB0	FFh
014Bh			FFh
014Ch	Timer RD General Register C0	TRDGRC0	FFh
014Dh			FFh
014Eh	Timer RD General Register D0	TRDGRD0	FFh
014Fh			FFh
0150h	Timer RD Control Register 1	TRDCR1	00h
0151h	Timer RD I/O Control Register A1	TRDIORA1	10001000b
0152h	Timer RD I/O Control Register C1	TRDIORC1	10001000b
0153h	Timer RD Status Register 1	TRDSR1	1100000b
0154h	Timer RD Interrupt Enable Register 1	TRDIER1	11100000b
0155h	Timer RD PWM Mode Output Level Control Register 1	TRDPOCR1	11111000b
0156h	Timer RD Counter 1	TRD1	00h
0157h			00h
0158h	Timer RD General Register A1	TRDGRA1	FFh
0159h	1		FFh
015Ah	Timer RD General Register B1	TRDGRB1	FFh
015Bh	1		FFh
015Ch	Timer RD General Register C1	TRDGRC1	FFh
015Dh	1		FFh
015Eh	Timer RD General Register D1	TRDGRD1	FFh
015Fh	1		FFh

Flash Memory Control Register 4	FMR4	0100000b
Flash Memory Control Register 1	FMR1	100000Xb
Flash Memory Control Register 0	FMR0	0000001b
*		
Option Function Select Register	OFS	(Note 2)
	Flash Memory Control Register 1 Flash Memory Control Register 0	Flash Memory Control Register 1 FMR1 Flash Memory Control Register 0 FMR0

X: Undefined

NOTES:

The blank regions are reserved. Do not access locations in these regions.
 The OFS register cannot be changed by a program. Use a flash programmer to write to it.

Cumhal	Parameter	Conditions		Unit		
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
-	Program/erase endurance <sup>(2)</sup>		10,000 <sup>(3)</sup>	-	-	times
-	Byte program time (Program/erase endurance ≤ 1,000 times)		-	50	400	μS
-	Byte program time (Program/erase endurance > 1,000 times)		-	65	_	μS
_	Block erase time (Program/erase endurance ≤ 1,000 times)		-	0.2	9	S
-	Block erase time (Program/erase endurance > 1,000 times)		-	0.3	_	S
td(SR-SUS)	Time delay from suspend request until erase suspend		-	-	97 + CPU clock × 6 cycle	μS
_	Interval from erase start/restart until following suspend request		650	-	_	μS
_	Interval from program start/restart until following suspend request		0	-	_	ns
-	Time from suspend until program/erase restart		-	-	3 + CPU clock × 4 cycle	μS
-	Program, erase voltage		2.7	-	5.5	V
-	Read voltage		2.7	-	5.5	V
-	Program, erase temperature		-40	-	85(8)	°C
-	Data hold time <sup>(9)</sup>	Ambient temperature = 55°C	20	-	-	year

Table 5.5	Flash Memory (Data Flash Block A, Block B) Electrical Characteristics <sup>(4)</sup>
-----------	--

1. Vcc = 2.7 to 5.5 V at Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 10,000), each block can be erased n times.

For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

- 3. MInimum endurance to guarantee all electrical characteristics after program and erase (1 to Min. value can be guaranteed).
- 4. Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times are the same as that in program ROM.
- 5. In a system that executes multiple programming operations, the actual erasure endurance can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A and B can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

6. If error occurs during block erase, attempt to execute the clear status register command, then the block erase command at least three times until the erase error does not occur.

7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

8. 125°C for K version.

9. The data hold time includes time that the power supply is off or the clock is not supplied.

Symbol	Parameter	Condition	Standard			Unit
			Min.	Тур.	Max.	
Vpor1	Power-on reset valid voltage <sup>(4)</sup>		-	-	0.1	V
Vpor2	Power-on reset or voltage monitor 1 valid voltage		0	-	Vdet1	V
trth	External power Vcc rise gradient	$Vcc \le 3.6 V$	20(2)	-	-	mV/msec
		Vcc > 3.6 V	20(2)	-	2,000	mV/msec

- 1. Topr =  $-40^{\circ}$ C to  $85^{\circ}$ C (J version) /  $-40^{\circ}$ C to  $125^{\circ}$ C (K version), unless otherwise specified.
- 2. This condition (the minimum value of external power Vcc rise gradient) does not apply if Vpor2 ≥ 1.0 V.
- 3. To use the power-on reset function, enable voltage monitor 1 reset by setting the LVD1ON bit in the OFS register to 0, the VW1C0 and VW1C6 bits in the VW1C register to 1 respectively, and the VCA26 bit in the VCA2 register to 1.
- 4.  $t_{w(por1)}$  indicates the duration the external power Vcc must be held below the effective voltage (Vpor1) to enable a power on reset. When turning on the power for the first time, maintain tw(por1) for 30s or more if -20°C  $\leq$  Topr  $\leq$  125°C, maintain tw(por1) for 3,000s or more if -40°C  $\leq$  Topr < -20°C.




Figure 5.3 Power-on Reset Circuit Electrical Characteristics



Cumbol	Parameter	Condition		Unit		
Symbol	Falanetei	Condition	Min.	Тур.	Max.	Unit
fOCO40M	High-speed on-chip oscillator frequency temperature • supply voltage dependence	Vcc = 4.75 V to 5.25 V,	39.2	40	40.8	MHz
	· Supply voltage dependence	$0^{\circ}C \leq Topr \leq 60^{\circ}C^{(2)}$				
		Vcc = $3.0$ V to $5.25$ V, - $20^{\circ}$ C $\leq$ Topr $\leq 85^{\circ}$ C <sup>(2)</sup>	38.8	40	41.2	MHz
		$\label{eq:Vcc} \begin{array}{l} \text{Vcc} = 3.0 \text{ V to } 5.5 \text{ V,} \\ \text{-40}^\circ\text{C} \leq \text{Topr} \leq 85^\circ\text{C}^{(2)} \end{array}$	38.4	40	41.6	MHz
		Vcc = $3.0 \text{ V}$ to $5.5 \text{ V}$ , - $40^{\circ}\text{C} \le \text{Topr} \le 125^{\circ}\text{C}^{(2)}$	38.0	40	42.0	MHz
		$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V},$ -40°C ≤ Topr ≤ 125°C <sup>(2)</sup>	37.6	40	42.4	MHz
-	The value of the FRA1 register when the reset is deasserted		08h	40	F7h	-
_	High-speed on-chip oscillator adjustment range	Adjust the FRA1 register to -1 bit (the value when the reset is deasserted)	-	+ 0.3	-	MHz
-	Oscillation stability time		—	10	100	μS
-	Self power consumption when high-speed on-chip oscillator oscillating	Vcc = 5.0 V, Topr = 25°C	-	600	-	μΑ

 Table 5.9
 High-Speed On-Chip Oscillator Circuit Electrical Characteristics

1. Vcc = 2.7 V to 5.5 V, Topr = -40°C to 85°C (J version) / -40°C to 125°C (K version), unless otherwise specified.

2. The standard value shows when the reset is deasserted for the FRA1 register.

#### Table 5.10 Low-Speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Parameter Condition		Min.	Тур.	Max.	Offic
fOCO-S	Low-speed on-chip oscillator frequency		40	125	250	kHz
-	Oscillation stability time		-	10	100	μS
-	Self power consumption when low-speed on-chip oscillator oscillating	Vcc = 5.0 V, Topr = 25°C	-	15	-	μA

NOTE:

1. Vcc = 2.7 V to 5.5 V, Topr = -40°C to 85°C (J version) / -40°C to 125°C (K version), unless otherwise specified.

#### Table 5.11 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition		Unit		
			Min.	Тур.	Max.	Unit
td(P-R)	Time for internal power supply stabilization during power-on <sup>(2)</sup>		1		2000	μs
td(R-S)	STOP exit time <sup>(3)</sup>		-	-	150	μs


NOTES:

1. The measurement condition is Vcc = 2.7 to 5.5 V and Topr = -40°C to 85°C (J version) / -40°C to 125°C (K version), unless otherwise specified.

2. Waiting time until the internal power supply generation circuit stabilizes during power-on.

3. Time until CPU clock supply starts since the interrupt is acknowledged to exit stop mode.






Sympol	Parameter	Conditions		Linit		
Symbol	Farallelel		Min.	Тур.	Max.	Unit
tsc∟	SCL input cycle time		12tcyc + 600 <sup>(2)</sup>	-	-	ns
tSCLH	SCL input "H" width		3tcyc + 300 <sup>(2)</sup>	_	-	ns
tSCLL	SCL input "L" width		5tcyc + 300 <sup>(2)</sup>	_	-	ns
tsf	SCL, SDA input falling time		-	_	300	ns
tSP	SCL, SDA input spike pulse rejection time		-	-	1tcyc <sup>(2)</sup>	ns
<b>t</b> BUF	SDA input bus-free time		5tCYC <sup>(2)</sup>	-	-	ns
<b>t</b> STAH	Start condition input hole time		3tcyc <sup>(2)</sup>	-	-	ns
<b>t</b> STAS	Retransmit start condition input setup time		3tcyc <sup>(2)</sup>	-	-	ns
<b>t</b> STOP	Stop condition input setup time		3tcyc <sup>(2)</sup>	-	-	ns
tsoas	Data input setup time		1tcyc + 20 <sup>(2)</sup>	_	-	ns
<b>t</b> SDAH	Data input hold time		0	_	-	ns

Table 5.13 Timing Requirements of I<sup>2</sup>C Bus Interface<sup>(1)</sup>


1. Vcc = 2.7 to 5.5 V, Vss = 0V at Topr = -40 to  $85^{\circ}$ C (J version) / -40 to  $125^{\circ}$ C (K version), unless otherwise specified. 2. 1tcvc = 1/f1(s)





Symbol	Parameter		Standard		
			Max.	Unit	
tc(CK)	CLK0 input cycle time	200	-	ns	
tW(CKH)	CLK0 input "H" width	100	-	ns	
tW(CKL)	CLK0 input "L" width	100	-	ns	
td(C-Q)	TXDi output delay time	-	50	ns	
th(C-Q)	TXDi hold time	0	-	ns	
tsu(D-C)	RXDi input setup time	50	-	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0 or 1



#### Figure 5.10 Serial Interface Timing Diagram when Vcc = 5 V

## Table 5.19 External Interrupt INTi (i = 0 to 3) Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	Offic
tw(INH)	INTi input "H" width	250(1)	-	ns
tw(INL)	INTi input "L" width	250 <sup>(2)</sup>	_	ns

NOTES:

1. When selecting the digital filter by the INTi input filter select bit, use the INTi input HIGH width to the greater value, either (1/digital filter clock frequency x 3) or the minimum value of standard.

2. When selecting the digital filter by the INTi input filter select bit, use the INTi input LOW width to the greater value, either (1/digital filter clock frequency x 3) or the minimum value of standard.




Figure 5.11 External Interrupt INTi Input Timing Diagram when Vcc = 5 V (i = 0 to 3)

**REVISION HISTORY** 

R8C/20 Group, R8C/21 Group Datasheet

Rev.	Date	Description		
		Page	Summary	
1.00	Nov 15, 2006	33	Table 5.15 Electrical Characteristics (1) [VCC = 5 V] $\rightarrow$ Table 5.14 Electrical Characteristics (1) [VCC = 5 V] revised. RAM Hold Voltage, Min.; "1.8" $\rightarrow$ "2.0" corrected.	
		34	Table 5.16 Electrical Characteristics (2) [Vcc = 5 V] $\rightarrow$ Table 5.15 Electrical Characteristics (2) [Vcc = 5 V] revised. Wait mode revised.	
		37	Table 5.21 Electrical Characteristics (3) [VCC = 3 V $\rightarrow$ Table 5.20 Electrical Characteristics (3) [VCC = 3 V] revised. RAM hold voltage, Min.;"1.8" $\rightarrow$ "2.0" corrected.	
		38	Table 5.22 Electrical Characteristics (4) [Vcc = 3 V] → Table 5.21 Electrical Characteristics (4) [Vcc = 3 V] revised. Wait mode revised.	
2.00	Aug 27, 2008	-	"RENESAS TECHNICAL UPDATE" reflected: TN-16C-A172A/E	
		5, 6	Table 1.3, Table 1.4 revised Figure 1.2, Figure 1.3; ROM number "XXX" added	
		13, 14	Figure 3.1, Figure 3.2; "Expanding area" deleted	
		21	Table 5.2; NOTE2 revised	
		23	Table 5.4; NOTE2 and NOTE4 revised	
		24	Table 5.5; NOTE2 and NOTE5 revised	
		25	Table 5.6; "td(Vdet1-A)" added, NOTE5 added Table 5.7; "td(Vdet2-A)" and NOTE2 revised, NOTE5 added	
		26	Table 5.8; "trth" and NOTE2 revised Figure 5.3 revised	

All trademarks and registered trademarks are the property of their respective owners.

## RenesasTechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Benesas lechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
  Pines
  This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information in this document.
  But not infinited to, product data. diagrams, charts, programs, algorithms, and application scule as the development of weapons of mass and regulations, and proceedures required by such laws and regulation.
  All information in this document, included in this document for the purpose of military application scuch as the development of weapons of mass and regulations, and proceedures required by such laws and regulations.
  All information included in this document, such as product data, diagrams, charts, programs, algorithms, and application carcuit examples, is current as of the data the discovered in this document, but Renesas as a such as the development of the purpose of any other military use. When exporting the products or the technology described herein, you should follow the applicable export control laws and regulations, and proceedures required by such laws and regulations.
  Renesas has used reasonable care in compling the information in this document, but Renesas assumes no liability whatsoever for any damages incurred as a set experiment on the data discover the purpose of any damages incurred as a disclosed by Renesas state and applications, and proceedures required by the explanability of the total system before deciding about the applicability of a state of the data disclosed through the representation ward representations. Weapon the state of the data disclosed through applications, and proceedures required by the data disclosed through th



#### **RENESAS SALES OFFICES**

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

#### Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

### Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

http://www.renesas.com