



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	16MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, Voltage Detect, WDT
Number of I/O	41
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	2.5K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21217kfp-w5">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21217kfp-w5</a>

## 1. Overview

This MCU is built using the high-performance silicon gate CMOS process using the R8C CPU core and is packaged in a 48-pin plastic molded LQFP. This MCU operates using sophisticated instructions featuring a high level of instruction efficiency. With 1 Mbyte of address space, it is capable of executing instructions at high speed. Furthermore, the data flash (1 KB x 2 blocks) is embedded in the R8C/21 Group.

The difference between R8C/20 and R8C/21 Groups is only the existence of the data flash. Their peripheral functions are the same.

### 1.1 Applications

Automotive, etc.

**Table 1.2 Functions and Specifications for R8C/21 Group**

Item		Specification
CPU	Number of fundamental instructions	89 instructions
	Minimum instruction execution time	50 ns ( $f(XIN) = 20 \text{ MHz}$ , $VCC = 3.0 \text{ to } 5.5 \text{ V}$ ) 100 ns ( $f(XIN) = 10 \text{ MHz}$ , $VCC = 2.7 \text{ to } 5.5 \text{ V}$ )
	Operating mode	Single-chip
	Address space	1 Mbyte
	Memory capacity	Refer to <b>Table 1.4 Product Information for R8C/21 Group</b>
Peripheral Function	Ports	I/O ports: 41 pins, Input port: 3 pins
	Timers	Timer RA: 8 bits x 1 channel, Timer RB: 8 bits x 1 channel (Each timer equipped with 8-bit prescaler) Timer RD: 16 bits x 2 channel (Circuits of input capture and output compare) Timer RE: With compare match function
	Serial interface	1 channel (UART0) Clock synchronous I/O, UART 1 channel (UART1) UART
	Clock synchronous serial interface	1 channel I <sup>2</sup> C bus interface <sup>(2)</sup> , Clock synchronous serial I/O with chip select
	LIN module	Hardware LIN: 1 channel (Timer RA, UART0)
	A/D converter	10-bit A/D converter: 1 circuit, 12 channels
	Watchdog timer	15 bits x 1 channel (with prescaler) Reset start selectable
	Interrupts	Internal: 11 sources, External: 5 sources, Software: 4 sources, Priority level: 7 levels
	Clock generation circuits	2 circuits XIN clock generation circuit (with on-chip feedback resistor) On-chip oscillator (high speed, low speed) High-speed on-chip oscillator has frequency adjustment function.
	Oscillation stop detection function	Stop detection of XIN clock oscillation
	Voltage detection circuit	On-chip
	Power-on reset circuit include	On-chip
Electric Characteristics	Supply voltage	$VCC = 3.0 \text{ to } 5.5 \text{ V}$ ( $f(XIN) = 20 \text{ MHz}$ )(J version) $VCC = 3.0 \text{ to } 5.5 \text{ V}$ ( $f(XIN) = 16 \text{ MHz}$ )(K version) $VCC = 2.7 \text{ to } 5.5 \text{ V}$ ( $f(XIN) = 10 \text{ MHz}$ )
	Current consumption	Typ. 11.0 mA ( $VCC = 5 \text{ V}$ , $f(XIN) = 20 \text{ MHz}$ , High-speed on-chip oscillator stopping) Typ. 5.3 mA ( $VCC = 5 \text{ V}$ , $f(XIN) = 10 \text{ MHz}$ , High-speed on-chip oscillator stopping)
Flash Memory	Programming and erasure voltage	$VCC = 2.7 \text{ to } 5.5 \text{ V}$
	Programming and erasure endurance	10,000 times (data flash) 1,000 times (program ROM)
Operating Ambient Temperature		-40 to 85°C -40 to 125°C (option <sup>(1)</sup> )
Package		48-pin mold-plastic LQFP

## NOTES:

1. When using options, be sure to inquire about the specification.
2. I<sup>2</sup>C bus is a registered trademark of Koninklijke Philips Electronics N.V.

## 1.4 Product Information

Table 1.3 lists Product Information for R8C/20 Group and Table 1.4 lists Product Information for R8C/21 Group.


**Table 1.3 Product Information for R8C/20 Group**

**Current of Aug. 2008**

Type No.	ROM Capacity	RAM Capacity	Package Type	Remarks	
R5F21206JFP	32 Kbytes	2 Kbytes	PLQP0048KB-A	J version	Flash memory version
R5F21207JFP	48 Kbytes	2.5 Kbytes	PLQP0048KB-A		
R5F21208JFP	64 Kbytes	3 Kbytes	PLQP0048KB-A		
R5F2120AJFP	96 Kbytes	5 Kbytes	PLQP0048KB-A		
R5F2120CJFP	128 Kbytes <sup>(1)</sup>	6 Kbytes	PLQP0048KB-A		
R5F21206KFP	32 Kbytes	2 Kbytes	PLQP0048KB-A	K version	
R5F21207KFP	48 Kbytes	2.5 Kbytes	PLQP0048KB-A		
R5F21208KFP	64 Kbytes	3 Kbytes	PLQP0048KB-A		
R5F2120AKFP	96 Kbytes	5 Kbytes	PLQP0048KB-A		
R5F2120CKFP	128 Kbytes <sup>(1)</sup>	6 Kbytes	PLQP0048KB-A		

NOTE:

1. Do not use addresses 20000h to 23FFFh because these areas are used for the emulator debugger.  
Refer to **23. Notes on Emulator Debugger** of Hardware Manual.



**Figure 1.2 Type Number, Memory Size, and Package of R8C/20 Group**

## 1.5 Pin Assignments

Figure 1.4 shows Pin Assignments (Top View).




Figure 1.4 Pin Assignments (Top View)

**Table 1.6 Pin Name Information by Pin Number**

Pin Number	Control Pin	Port	I/O Pin Functions for Peripheral Modules					
			Interrupt	Timer	Serial Interface	Clock Synchronous Serial I/O with Chip Select	I2C Bus Interface	A/D Converter
1		P3_5				SSCK	SCL	
2		P3_3				SSI		
3		P3_4				SCS	SDA	
4	MODE							
5		P4_3						
6		P4_4						
7	<u>RESET</u>							
8	XOUT	P4_7						
9	VSS/AVSS							
10	XIN	P4_6						
11	VCC/AVCC							
12		P2_7	TRDIOD1					
13		P2_6	TRDIOC1					
14		P2_5	TRDIOB1					
15		P2_4	TRDIOA1					
16		P2_3	TRDIOD0					
17		P2_2	TRDIOC0					
18		P2_1	TRDIOB0					
19		P2_0	TRDIOA0/TRDCLK					
20		P1_7	<u>INT1</u>	TRAIO				
21		P1_6			CLK0			
22		P1_5	( <u>INT1</u> ) <sup>(1)</sup>	(TRAIO) <sup>(1)</sup>	RXD0			
23		P1_4			TXD0			
24		P1_3	<u>KI3</u>					AN11
25		P4_5	<u>INT0</u>	<u>INT0</u>				
26		P6_6	<u>INT2</u>		TXD1			
27		P6_7	<u>INT3</u>		RXD1			
28		P1_2	<u>KI2</u>					AN10
29		P1_1	<u>KI1</u>					AN9
30		P1_0	<u>KI0</u>					AN8
31		P3_1	TRBO					
32		P3_0	TRAO					
33		P6_5						
34		P6_4						
35		P6_3						
36		P0_7						AN0
37		P0_6						AN1
38		P0_5						AN2
39		P0_4						AN3
40	VREF	P4_2						
41		P6_0	TREO					
42		P6_2						
43		P6_1						
44		P0_3						AN4
45		P0_2						AN5
46		P0_1						AN6
47		P0_0						AN7
48		P3_7				SSO		

NOTE:

1. Can be assigned to the pin in parentheses by a program.

## 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. Of these, R0, R1, R2, R3, A0, A1, and FB comprise a register bank. Two sets of register banks are provided.




Figure 2.1    CPU Registers

## 3. Memory

### 3.1 R8C/20 Group

Figure 3.1 shows a Memory Map of R8C/20 Group. The R8C/20 Group has 1 Mbyte of address space from address 00000h to FFFFFh.

The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFR) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future user and cannot be accessed by users.




Figure 3.1 Memory Map of R8C/20 Group

**Table 4.2 SFR Information (2)<sup>(1)</sup>**

Address	Register	Symbol	After reset
0040h			
0041h			
0042h			
0043h			
0044h			
0045h			
0046h			
0047h			
0048h	Timer RD0 Interrupt Control Register	TRD0IC	XXXXXX000b
0049h	Timer RD1 Interrupt Control Register	TRD1IC	XXXXXX000b
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXXX000b
004Bh			
004Ch			
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXXX000b
004Fh	SSU Interrupt Control Register/IIC Bus Interrupt Control Register <sup>(2)</sup>	SSUIC/IICIC	XXXXXX000b
0050h			
0051h	UART0 Transmit Interrupt Control Register	S0TIC	XXXXXX000b
0052h	UART0 Receive Interrupt Control Register	S0RIC	XXXXXX000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC	XXXXXX000b
0054h	UART1 Receive Interrupt Control Register	S1RIC	XXXXXX000b
0055h	INT2 Interrupt Control Register	INT2IC	XX00X000b
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXXX000b
0057h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh			
005Ch			
005Dh	INT0 Interrupt Control Register	INT0IC	XX00X000b
005Eh			
005Fh			
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah			
006Bh			
006Ch			
006Dh			
006Eh			
006Fh			
0070h			
0071h			
0072h			
0073h			
0074h			
0075h			
0076h			
0077h			
0078h			
0079h			
007Ah			
007Bh			
007Ch			
007Dh			
007Eh			
007Fh			

X: Undefined

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.
2. Selected by the IICSEL bit in the PMR register.

**Table 4.3 SFR Information (3)<sup>(1)</sup>**

Address	Register	Symbol	After reset
0080h			
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h			
0089h			
008Ah			
008Bh			
008Ch			
008Dh			
008Eh			
008Fh			
0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh XXh
00A3h			
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UART0 Receive Buffer Register	U0RB	XXh XXh
00A7h			
00A8h	UART1 Transmit/Receive Mode Register	U1MR	00h
00A9h	UART1 Bit Rate Register	U1BRG	XXh
00AAh	UART1 Transmit Buffer Register	U1TB	XXh XXh
00ABh			
00ACh	UART1 Transmit/Receive Control Register 0	U1C0	00001000b
00ADh	UART1 Transmit/Receive Control Register 1	U1C1	00000010b
00AEh	UART1 Receive Buffer Register	U1RB	XXh XXh
00AFh			
00B0h			
00B1h			
00B2h			
00B3h			
00B4h			
00B5h			
00B6h			
00B7h			
00B8h	SS Control Register H/IIC Bus Control Register 1 <sup>(2)</sup>	SSCRH/ICCR1	00h
00B9h	SS Control Register L/IIC Bus Control Register 2 <sup>(2)</sup>	SSCRL/ICCR2	01111101b
00BAh	SS Mode Register/IIC Bus Mode Register 1 <sup>(2)</sup>	SSMR/ICMR	00011000b
00BBh	SS Enable Register/IIC Bus Interrupt Enable Register <sup>(2)</sup>	SSER/ICIER	00h
00BCh	SS Status Register/IIC Bus Status Register <sup>(2)</sup>	SSSR/ICSR	00h/0000X000b
00BDh	SS Mode Register 2/Slave Address Register <sup>(2)</sup>	SSMR2/SAR	00h
00BEh	SS Transmit Data Register/IIC Bus Transmit Data Register <sup>(2)</sup>	SSTDR/ICDRT	FFh
00BFh	SS Receive Data Register/IIC Bus Receive Data Register <sup>(2)</sup>	SSRDR/ICDRR	FFh

X: Undefined

## NOTES:

1. The blank regions are reserved. Do not access locations in these regions.
2. Selected by the IICSEL bit in the PMR register.

**Table 4.4 SFR Information (4)<sup>(1)</sup>**

Address	Register	Symbol	After reset
00C0h	A/D Register	AD	XXh XXh
00C1h			
00C2h			
00C3h			
00C4h			
00C5h			
00C6h			
00C7h			
00C8h			
00C9h			
00CAh			
00CBh			
00CCh			
00CDh			
00CEh			
00CFh			
00D0h			
00D1h			
00D2h			
00D3h			
00D4h	A/D Control Register 2	ADCON2	00h
00D5h			
00D6h	A/D Control Register 0	ADCON0	00h
00D7h	A/D Control Register 1	ADCON1	00h
00D8h			
00D9h			
00DAh			
00DBh			
00DCh			
00DDh			
00DEh			
00DFh			
00E0h	Port P0 Register	P0	XXh
00E1h	Port P1 Register	P1	XXh
00E2h	Port P0 Direction Register	PD0	00h
00E3h	Port P1 Direction Register	PD1	00h
00E4h	Port P2 Register	P2	XXh
00E5h	Port P3 Register	P3	XXh
00E6h	Port P2 Direction Register	PD2	00h
00E7h	Port P3 Direction Register	PD3	00h
00E8h	Port P4 Register	P4	XXh
00E9h			
00EAh	Port P4 Direction Register	PD4	00h
00EBh			
00ECb	Port P6 Register	P6	XXh
00EDh			
00EEh	Port P6 Direction Register	PD6	00h
00EFh			
00F0h			
00F1h			
00F2h			
00F3h			
00F4h			
00F5h	UART1 Function Select Register	U1SR	XXh
00F6h			
00F7h			
00F8h	Port Mode Register	PMR	00h
00F9h	External Input Enable Register	INTEN	00h
00FAh	INT Input Filter Select Register	INTF	00h
00FBh	Key Input Enable Register	KIEN	00h
00FCb	Pull-Up Control Register 0	PUR0	00h
00FDh	Pull-Up Control Register 1	PUR1	XX00XX00b
00FEh			
00FFh			

X: Undefined

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

**Table 4.5 SFR Information (5)<sup>(1)</sup>**

Address	Register	Symbol	After reset
0100h	Timer RA Control Register	TRACR	00h
0101h	Timer RA I/O Control Register	TRAIOC	00h
0102h	Timer RA Mode Register	TRAMR	00h
0103h	Timer RA Prescaler Register	TRAPRE	FFh
0104h	Timer RA Register	TRA	FFh
0105h			
0106h	LIN Control Register	LINCR	00h
0107h	LIN Status Register	LINST	00h
0108h	Timer RB Control Register	TRBCR	00h
0109h	Timer RB One-Shot Control Register	TRBOCR	00h
010Ah	Timer RB I/O Control Register	TRBIOC	00h
010Bh	Timer RB Mode Register	TRBMR	00h
010Ch	Timer RB Prescaler Register	TRBPRE	FFh
010Dh	Timer RB Secondary Register	TRBSC	FFh
010Eh	Timer RB Primary	TRBPR	FFh
010Fh			
0110h			
0111h			
0112h			
0113h			
0114h			
0115h			
0116h			
0117h			
0118h	Timer RE Counter Data Register	TRESEC	00h
0119h	Timer RE Compare Data Register	TREMIN	00h
011Ah			
011Bh			
011Ch	Timer RE Control Register 1	TRECR1	00h
011Dh	Timer RE Control Register 2	TRECR2	00h
011Eh	Timer RE Count Source Select Register	TRECSR	00001000b
011Fh			
0120h			
0121h			
0122h			
0123h			
0124h			
0125h			
0126h			
0127h			
0128h			
0129h			
012Ah			
012Bh			
012Ch			
012Dh			
012Eh			
012Fh			
0130h			
0131h			
0132h			
0133h			
0134h			
0135h			
0136h			
0137h	Timer RD Start Register	TRDSTR	11111100b
0138h	Timer RD Mode Register	TRDMR	00001110b
0139h	Timer RD PWM Mode Register	TRDPMR	10001000b
013Ah	Timer RD Function Control Register	TRDFCR	10000000b
013Bh	Timer RD Output Master Enable Register 1	TRDOER1	FFh
013Ch	Timer RD Output Master Enable Register 2	TRDOER2	01111111b
013Dh	Timer RD Output Control Register	TRDOCR	00h
013Eh	Timer RD Digital Filter Function Select Register 0	TRDDF0	00h
013Fh	Timer RD Digital Filter Function Select Register 1	TRDDF1	00h

X: Undefined

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

**Table 4.6 SFR Information (6)<sup>(1)</sup>**

Address	Register	Symbol	After reset
0140h	Timer RD Control Register 0	TRDCR0	00h
0141h	Timer RD I/O Control Register A0	TRDIORA0	10001000b
0142h	Timer RD I/O Control Register C0	TRDIORC0	10001000b
0143h	Timer RD Status Register 0	TRDSR0	11100000b
0144h	Timer RD Interrupt Enable Register 0	TRDIER0	11100000b
0145h	Timer RD PWM Mode Output Level Control Register 0	TRDPOCR0	11111000b
0146h	Timer RD Counter 0	TRD0	00h 00h
0147h			
0148h	Timer RD General Register A0	TRDGRA0	FFh FFh
0149h			
014Ah	Timer RD General Register B0	TRDGRB0	FFh FFh
014Bh			
014Ch	Timer RD General Register C0	TRDGRC0	FFh FFh
014Dh			
014Eh	Timer RD General Register D0	TRDGRD0	FFh FFh
014Fh			
0150h	Timer RD Control Register 1	TRDCR1	00h
0151h	Timer RD I/O Control Register A1	TRDIORA1	10001000b
0152h	Timer RD I/O Control Register C1	TRDIORC1	10001000b
0153h	Timer RD Status Register 1	TRDSR1	11000000b
0154h	Timer RD Interrupt Enable Register 1	TRDIER1	11100000b
0155h	Timer RD PWM Mode Output Level Control Register 1	TRDPOCR1	11111000b
0156h	Timer RD Counter 1	TRD1	00h 00h
0157h			
0158h	Timer RD General Register A1	TRDGRA1	FFh FFh
0159h			
015Ah	Timer RD General Register B1	TRDGRB1	FFh FFh
015Bh			
015Ch	Timer RD General Register C1	TRDGRC1	FFh FFh
015Dh			
015Eh	Timer RD General Register D1	TRDGRD1	FFh FFh
015Fh			
01B0h			
01B1h			
01B2h			
01B3h	Flash Memory Control Register 4	FMR4	0100000b
01B4h			
01B5h	Flash Memory Control Register 1	FMR1	100000Xb
01B6h			
01B7h	Flash Memory Control Register 0	FMR0	00000001b
01B8h			
01B9h			
01BAh			
01BBh			
01BCh			
01BDh			
01BEh			
01BFh			
FFFFh	Option Function Select Register	OFS	(Note 2)

X: Undefined

NOTES:


1. The blank regions are reserved. Do not access locations in these regions.
2. The OFS register cannot be changed by a program. Use a flash programmer to write to it.

**Table 5.3 A/D Converter Characteristics**

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
-	Resolution	V <sub>ref</sub> = AVcc	-	-	10	Bits
-	Absolute Accuracy	10-bit mode	φAD = 10 MHz, V <sub>ref</sub> = AVcc = 5.0 V	-	-	±3 LSB
		8-bit mode	φAD = 10 MHz, V <sub>ref</sub> = AVcc = 5.0 V	-	-	±2 LSB
		10-bit mode	φAD = 10 MHz, V <sub>ref</sub> = AVcc = 3.3 V	-	-	±5 LSB
		8-bit mode	φAD = 10 MHz, V <sub>ref</sub> = AVcc = 3.3 V	-	-	±2 LSB
Rladder	Resistor ladder	V <sub>ref</sub> = AVcc	10	-	40	kΩ
tconv	Conversion time	10-bit mode	φAD = 10 MHz, V <sub>ref</sub> = AVcc = 5.0 V	3.3	-	μs
		8-bit mode	φAD = 10 MHz, V <sub>ref</sub> = AVcc = 5.0 V	2.8	-	μs
V <sub>ref</sub>	Reference voltage		2.7	-	AVcc	V
V <sub>IA</sub>	Analog input voltage <sup>(2)</sup>		0	-	AVcc	V
-	A/D operating clock frequency	Without sample & hold	0.25	-	10	MHz
		With sample & hold	1	-	10	MHz

## NOTES:

1. V<sub>CC</sub> = AV<sub>CC</sub> = 2.7 to 5.5 V at Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
2. When analog input voltage exceeds reference voltage, A/D conversion result is 3FFh in 10-bit mode, FFh in 8-bit mode.

**Figure 5.1 Ports P0 to P4, P6 Timing Measurement Circuit**

**Table 5.9 High-Speed On-Chip Oscillator Circuit Electrical Characteristics**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
fOCO40M	High-speed on-chip oscillator frequency temperature • supply voltage dependence	Vcc = 4.75 V to 5.25 V, 0°C ≤ Topr ≤ 60°C <sup>(2)</sup>	39.2	40	40.8	MHz
		Vcc = 3.0 V to 5.25 V, -20°C ≤ Topr ≤ 85°C <sup>(2)</sup>	38.8	40	41.2	MHz
		Vcc = 3.0 V to 5.5 V, -40°C ≤ Topr ≤ 85°C <sup>(2)</sup>	38.4	40	41.6	MHz
		Vcc = 3.0 V to 5.5 V, -40°C ≤ Topr ≤ 125°C <sup>(2)</sup>	38.0	40	42.0	MHz
		Vcc = 2.7 V to 5.5 V, -40°C ≤ Topr ≤ 125°C <sup>(2)</sup>	37.6	40	42.4	MHz
-	The value of the FRA1 register when the reset is deasserted		08h	40	F7h	-
-	High-speed on-chip oscillator adjustment range	Adjust the FRA1 register to -1 bit (the value when the reset is deasserted)	-	+ 0.3	-	MHz
-	Oscillation stability time		-	10	100	μs
-	Self power consumption when high-speed on-chip oscillator oscillating	Vcc = 5.0 V, Topr = 25°C	-	600	-	μA

## NOTES:

1. Vcc = 2.7 V to 5.5 V, Topr = -40°C to 85°C (J version) / -40°C to 125°C (K version), unless otherwise specified.
2. The standard value shows when the reset is deasserted for the FRA1 register.

**Table 5.10 Low-Speed On-Chip Oscillator Circuit Electrical Characteristics**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
fOCO-S	Low-speed on-chip oscillator frequency		40	125	250	kHz
-	Oscillation stability time		-	10	100	μs
-	Self power consumption when low-speed on-chip oscillator oscillating	Vcc = 5.0 V, Topr = 25°C	-	15	-	μA

## NOTE:

1. Vcc = 2.7 V to 5.5 V, Topr = -40°C to 85°C (J version) / -40°C to 125°C (K version), unless otherwise specified.

**Table 5.11 Power Supply Circuit Timing Characteristics**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
td(P-R)	Time for internal power supply stabilization during power-on <sup>(2)</sup>		1	-	2000	μs
td(R-S)	STOP exit time <sup>(3)</sup>		-	-	150	μs

## NOTES:

1. The measurement condition is Vcc = 2.7 to 5.5 V and Topr = -40°C to 85°C (J version) / -40°C to 125°C (K version), unless otherwise specified.
2. Waiting time until the internal power supply generation circuit stabilizes during power-on.
3. Time until CPU clock supply starts since the interrupt is acknowledged to exit stop mode.

**Table 5.12 Timing Requirements of Clock Synchronous Serial I/O with Chip Select<sup>(1)</sup>**

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
tsUCYC	SSCK clock cycle time		4	—	—	tCyc <sup>(2)</sup>
tH	SSCK clock "H" width		0.4	—	0.6	tsUCYC
tL0	SSCK clock "L" width		0.4	—	0.6	tsUCYC
tRISE	SSCK clock rising time	Master	—	—	1	tCyc <sup>(2)</sup>
		Slave	—	—	1	μs
tFALL	SSCK clock falling time	Master	—	—	1	tCyc <sup>(2)</sup>
		Slave	—	—	1	μs
tsU	SSO, SSI data input setup time		100	—	—	ns
tH	SSO, SSI data input hold time		1	—	—	tCyc <sup>(2)</sup>
tLEAD	SCS setup time	Slave	1tCyc + 50	—	—	ns
tLAG	SCS hold time	Slave	1tCyc + 50	—	—	ns
tOD	SSO, SSI data output delay time		—	—	1	tCyc <sup>(2)</sup>
tSA	SSI slave access time		—	—	1tCyc + 100	ns
tOR	SSI slave out open time		—	—	1tCyc + 100	ns

## NOTES:


1. Vcc = 2.7 to 5.5 V, Vss = 0 V at Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
2. 1tCyc = 1/f1(s)

**Table 5.13 Timing Requirements of I<sup>2</sup>C Bus Interface(1)**

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
tsCL	SCL input cycle time		12tCyc + 600 <sup>(2)</sup>	—	—	ns
tsCLH	SCL input "H" width		3tCyc + 300 <sup>(2)</sup>	—	—	ns
tsCLL	SCL input "L" width		5tCyc + 300 <sup>(2)</sup>	—	—	ns
tsf	SCL, SDA input falling time		—	—	300	ns
tSP	SCL, SDA input spike pulse rejection time		—	—	1tCyc <sup>(2)</sup>	ns
tBUF	SDA input bus-free time		5tCyc <sup>(2)</sup>	—	—	ns
tSTAH	Start condition input hole time		3tCyc <sup>(2)</sup>	—	—	ns
tSTAS	Retransmit start condition input setup time		3tCyc <sup>(2)</sup>	—	—	ns
tSTOP	Stop condition input setup time		3tCyc <sup>(2)</sup>	—	—	ns
tSOAS	Data input setup time		1tCyc + 20 <sup>(2)</sup>	—	—	ns
tSDAH	Data input hold time		0	—	—	ns

## NOTES:


1. V<sub>CC</sub> = 2.7 to 5.5 V, V<sub>SS</sub> = 0V at T<sub>OPR</sub> = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
2. 1tCyc = 1/f<sub>1</sub>(s)

**Figure 5.7 I/O Timing of I<sup>2</sup>C Bus Interface**

**Timing Requirements (Unless Otherwise Specified: V<sub>CC</sub> = 3 V, V<sub>SS</sub> = 0V at T<sub>OPR</sub> = 25°C) [V<sub>CC</sub> = 3 V]**

**Table 5.22 XIN Input**


Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>C(XIN)</sub>	XIN input cycle time	100	—	ns
t <sub>WH(XIN)</sub>	XIN input "H" width	40	—	ns
t <sub>WL(XIN)</sub>	XIN input "L" width	40	—	ns



**Figure 5.12 XIN Input Timing Diagram when V<sub>CC</sub> = 3 V**

**Table 5.23 TRAIO Input**


Symbol	Parameter	Standard		Unit
		Min.	Max.	
t <sub>C(TRAIO)</sub>	TRAIO input Cycle time	300	—	ns
t <sub>WH(TRAIO)</sub>	TRAIO input "H" width	120	—	ns
t <sub>WL(TRAIO)</sub>	TRAIO input "L" width	120	—	ns



**Figure 5.13 TRAIO Input Timing Diagram when V<sub>CC</sub> = 3 V**

**Table 5.24 Serial Interface**


Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(CK)}$	CLK0 input cycle time	300	—	ns
$t_{w(CKH)}$	CLK0 input "H" width	150	—	ns
$t_{w(CKL)}$	CLK0 input "L" width	150	—	ns
$t_{d(C-Q)}$	TXDi output delay time	—	80	ns
$t_{h(C-Q)}$	TXDi hold time	0	—	ns
$t_{su(D-C)}$	RXDi input setup time	70	—	ns
$t_{h(C-D)}$	RXDi input hold time	90	—	ns

 $i = 0 \text{ or } 1$ **Figure 5.14 Serial Interface Timing Diagram when  $V_{cc} = 3V$** **Table 5.25 External Interrupt  $\overline{\text{INT}}_i$  ( $i = 0 \text{ to } 3$ ) Input**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(\overline{\text{INH}})}$	$\overline{\text{INT}}_i$ input "H" width	380 <sup>(1)</sup>	—	ns
$t_{w(\overline{\text{INL}})}$	$\overline{\text{INT}}_i$ input "L" width	380 <sup>(2)</sup>	—	ns

## NOTES:

- When selecting the digital filter by the  $\overline{\text{INT}}_i$  input filter select bit, use the  $\overline{\text{INT}}_i$  input HIGH width to the greater value, either (1/digital filter clock frequency  $\times 3$ ) or the minimum value of standard.
- When selecting the digital filter by the  $\overline{\text{INT}}_i$  input filter select bit, use the  $\overline{\text{INT}}_i$  input LOW width to the greater value, either (1/digital filter clock frequency  $\times 3$ ) or the minimum value of standard.

**Figure 5.15 External Interrupt  $\overline{\text{INT}}_i$  Input Timing Diagram when  $V_{cc} = 3V$  ( $i = 0 \text{ to } 3$ )**

REVISION HISTORY		R8C/20 Group, R8C/21 Group Datasheet	
Rev.	Date	Description	
		Page	Summary
0.10	Mar 08, 2005	–	First Edition issued
0.20	Sep 29, 2005	– 2, 3 5, 6 7 8 9 15 17 18 19	<p>Words standardized</p> <ul style="list-style-type: none"> <li>- Clock synchronous serial interface → Clock synchronous serial I/O</li> <li>- Chip-select clock synchronous interface(SSU)           <ul style="list-style-type: none"> <li>→ Clock synchronous serial I/O with chip select</li> </ul> </li> <li>- I<sup>2</sup>C bus interface(IIC) → I<sup>2</sup>C bus interface</li> </ul> <p>Table1.1 R8C/20 Group Performance, Table1.2 R8C/21 Group Performance</p> <p>Serial Interface revised:</p> <ul style="list-style-type: none"> <li>- Clock Synchronous Serial Interface: 1 channel</li> <li>I<sup>2</sup>C bus Interface (3), Clock synchronous serial I/O with chip select</li> <li>- Power-On Reset Circuit added</li> <li>- Power Consumption value determined</li> </ul> <p>Table 1.3 Product Information of R8C/20 Group, Table 1.4 Product Information of R8C/21 Group</p> <p>Date revised.</p> <p>Figure 1.4 Pin Assignment</p> <p>Pin name revised:</p> <ul style="list-style-type: none"> <li>- P3_5/<u>SSCK</u>(/SCL) → P3_5/ SCL/<u>SSCK</u></li> <li>- P3_4/<u>SCS</u>(/SDA) → P3_4/ SDA /<u>SCS</u></li> <li>- VSS → VSS/AVSS</li> <li>- VCC → VCC/AVCC</li> <li>- P1_5/<u>RXD0</u>/(TRAIO/<u>INT1</u>) → P1_5/RXD0/(TRAIO)/(<u>INT1</u>)</li> <li>- P6_6/<u>INT2</u>/(TXD1) → P6_6/<u>INT2</u>/TXD1</li> <li>- P6_7/<u>INT3</u>/(RXD1) → P6_7/<u>INT3</u>/RXD1</li> <li>- NOTE2 added</li> </ul> <p>Table 1.5 Pin Description</p> <ul style="list-style-type: none"> <li>- Analog Power Supply Input: line added</li> <li>- I<sup>2</sup>C Bus Interface (IIC) → I<sup>2</sup>C Bus Interface</li> <li>- SSU → Clock Synchronous Serial I/O with Chip Select</li> </ul> <p>Table 1.6 Pin Name Information by Pin Number revised</p> <ul style="list-style-type: none"> <li>- Pin Number 1: (SCL) → SCL</li> <li>- Pin Number 2: (SDA) → SDA</li> <li>- Pin Number 9: VSS → VSS/AVSS</li> <li>- Pin Number 11: VCC → VCC/AVCC</li> <li>- Pin Number 26: (TXD1) → TXD1</li> <li>- Pin Number 27: (RXD1) → RXD1</li> </ul> <p>Table 4.1 SFR Information (1) revised</p> <ul style="list-style-type: none"> <li>- 0013h: XXXXXX00b → 00h</li> </ul> <p>Table 4.3 SFR Information (3) revised</p> <ul style="list-style-type: none"> <li>- 00BCh: 0000X000b → 00h/0000X000b</li> </ul> <p>Table 4.4 SFR Information (4) revised</p> <ul style="list-style-type: none"> <li>- 00D6h: 00000XXXb → 00h</li> <li>- 00F5h: UART1 Function Select Register added</li> </ul> <p>Table 4.5 SFR Information (5) revised</p> <ul style="list-style-type: none"> <li>- 0104h: TRATR → TRA</li> </ul>

REVISION HISTORY		R8C/20 Group, R8C/21 Group Datasheet	
Rev.	Date	Description	
		Page	Summary
1.00	Nov 15, 2006	33	Table 5.15 Electrical Characteristics (1) [VCC = 5 V] → Table 5.14 Electrical Characteristics (1) [VCC = 5 V] revised. RAM Hold Voltage, Min.; “1.8” → “2.0” corrected.
		34	Table 5.16 Electrical Characteristics (2) [Vcc = 5 V] → Table 5.15 Electrical Characteristics (2) [Vcc = 5 V] revised. Wait mode revised.
		37	Table 5.21 Electrical Characteristics (3) [VCC = 3 V] → Table 5.20 Electrical Characteristics (3) [VCC = 3 V] revised. RAM hold voltage, Min.; “1.8” → “2.0” corrected.
		38	Table 5.22 Electrical Characteristics (4) [Vcc = 3 V] → Table 5.21 Electrical Characteristics (4) [Vcc = 3 V] revised. Wait mode revised.
2.00	Aug 27, 2008	–	“RENESAS TECHNICAL UPDATE” reflected: TN-16C-A172A/E
		5, 6	Table 1.3, Table 1.4 revised Figure 1.2, Figure 1.3; ROM number “XXX” added
		13, 14	Figure 3.1, Figure 3.2; “Expanding area” deleted
		21	Table 5.2; NOTE2 revised
		23	Table 5.4; NOTE2 and NOTE4 revised
		24	Table 5.5; NOTE2 and NOTE5 revised
		25	Table 5.6; “td(Vdet1-A)” added, NOTE5 added Table 5.7; “td(Vdet2-A)” and NOTE2 revised, NOTE5 added
		26	Table 5.8; “trth” and NOTE2 revised Figure 5.3 revised

All trademarks and registered trademarks are the property of their respective owners.