



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                               |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Not For New Designs                                                                                                                                                           |
| Core Processor             | R8C                                                                                                                                                                           |
| Core Size                  | 16-Bit                                                                                                                                                                        |
| Speed                      | 20MHz                                                                                                                                                                         |
| Connectivity               | I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART                                                                                                                                |
| Peripherals                | POR, Voltage Detect, WDT                                                                                                                                                      |
| Number of I/O              | 41                                                                                                                                                                            |
| Program Memory Size        | 64KB (64K x 8)                                                                                                                                                                |
| Program Memory Type        | FLASH                                                                                                                                                                         |
| EEPROM Size                | 2K x 8                                                                                                                                                                        |
| RAM Size                   | 3K x 8                                                                                                                                                                        |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V                                                                                                                                                                   |
| Data Converters            | A/D 12x10b                                                                                                                                                                    |
| Oscillator Type            | Internal                                                                                                                                                                      |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                             |
| Mounting Type              | Surface Mount                                                                                                                                                                 |
| Package / Case             | 48-LQFP                                                                                                                                                                       |
| Supplier Device Package    | 48-LQFP (7x7)                                                                                                                                                                 |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21218jfp-u1">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21218jfp-u1</a> |

## **1. Overview**

This MCU is built using the high-performance silicon gate CMOS process using the R8C CPU core and is packaged in a 48-pin plastic molded LQFP. This MCU operates using sophisticated instructions featuring a high level of instruction efficiency. With 1 Mbyte of address space, it is capable of executing instructions at high speed. This Furthermore, the data flash (1 KB x 2 blocks) is embedded in the R8C/21 Group.


The difference between R8C/20 and R8C/21 Groups is only the existence of the data flash. Their peripheral functions are the same.

### **1.1 Applications**

Automotive, etc.

### 1.3 Block Diagram

Figure 1.1 shows a Block Diagram.



**Figure 1.1 Block Diagram**

## 1.4 Product Information

Table 1.3 lists Product Information for R8C/20 Group and Table 1.4 lists Product Information for R8C/21 Group.


**Table 1.3 Product Information for R8C/20 Group**

**Current of Aug. 2008**

| Type No.    | ROM Capacity              | RAM Capacity | Package Type | Remarks   |                      |
|-------------|---------------------------|--------------|--------------|-----------|----------------------|
| R5F21206JFP | 32 Kbytes                 | 2 Kbytes     | PLQP0048KB-A | J version | Flash memory version |
| R5F21207JFP | 48 Kbytes                 | 2.5 Kbytes   | PLQP0048KB-A |           |                      |
| R5F21208JFP | 64 Kbytes                 | 3 Kbytes     | PLQP0048KB-A |           |                      |
| R5F2120AJFP | 96 Kbytes                 | 5 Kbytes     | PLQP0048KB-A |           |                      |
| R5F2120CJFP | 128 Kbytes <sup>(1)</sup> | 6 Kbytes     | PLQP0048KB-A |           |                      |
| R5F21206KFP | 32 Kbytes                 | 2 Kbytes     | PLQP0048KB-A | K version |                      |
| R5F21207KFP | 48 Kbytes                 | 2.5 Kbytes   | PLQP0048KB-A |           |                      |
| R5F21208KFP | 64 Kbytes                 | 3 Kbytes     | PLQP0048KB-A |           |                      |
| R5F2120AKFP | 96 Kbytes                 | 5 Kbytes     | PLQP0048KB-A |           |                      |
| R5F2120CKFP | 128 Kbytes <sup>(1)</sup> | 6 Kbytes     | PLQP0048KB-A |           |                      |

NOTE:

- Do not use addresses 20000h to 23FFFh because these areas are used for the emulator debugger. Refer to **23. Notes on Emulator Debugger** of Hardware Manual.



**Figure 1.2 Type Number, Memory Size, and Package of R8C/20 Group**

Table 1.4 Product Information for R8C/21 Group

Current of Aug. 2008

| Type No.    | ROM Capacity              |             | RAM Capacity | Package Type | Remarks   |                      |
|-------------|---------------------------|-------------|--------------|--------------|-----------|----------------------|
|             | Program ROM               | Data Flash  |              |              |           |                      |
| R5F21216JFP | 32 Kbytes                 | 1 Kbyte X 2 | 2 Kbytes     | PLQP0048KB-A | J version | Flash memory version |
| R5F21217JFP | 48 Kbytes                 | 1 Kbyte X 2 | 2.5 Kbytes   | PLQP0048KB-A |           |                      |
| R5F21218JFP | 64 Kbytes                 | 1 Kbyte X 2 | 3 Kbytes     | PLQP0048KB-A |           |                      |
| R5F2121AJFP | 96 Kbytes                 | 1 Kbyte X 2 | 5 Kbytes     | PLQP0048KB-A |           |                      |
| R5F2121CJFP | 128 Kbytes <sup>(1)</sup> | 1 Kbyte X 2 | 6 Kbytes     | PLQP0048KB-A |           |                      |
| R5F21216KFP | 32 Kbytes                 | 1 Kbyte X 2 | 2 Kbytes     | PLQP0048KB-A | K version |                      |
| R5F21217KFP | 48 Kbytes                 | 1 Kbyte X 2 | 2.5 Kbytes   | PLQP0048KB-A |           |                      |
| R5F21218KFP | 64 Kbytes                 | 1 Kbyte X 2 | 3 Kbytes     | PLQP0048KB-A |           |                      |
| R5F2121AKFP | 96 Kbytes                 | 1 Kbyte X 2 | 5 Kbytes     | PLQP0048KB-A |           |                      |
| R5F2121CKFP | 128 Kbytes <sup>(1)</sup> | 1 Kbyte X 2 | 6 Kbytes     | PLQP0048KB-A |           |                      |

## NOTE:

- Do not use addresses 20000h to 23FFFh because these areas are used for the emulator debugger. Refer to **23. Notes on Emulator Debugger** of Hardware Manual.





Figure 1.3 Type Number, Memory Size, and Package of R8C/21 Group

## 1.5 Pin Assignments

Figure 1.4 shows Pin Assignments (Top View).



**Figure 1.4 Pin Assignments (Top View)**

## 1.6 Pin Functions

Table 1.5 lists the Pin Functions and Table 1.6 lists the Pin Name Information by Pin Number.

**Table 1.5 Pin Functions**

| Type                                                | Symbol                                                                                                                 | I/O Type | Description                                                                                                                                                                                                                                              |
|-----------------------------------------------------|------------------------------------------------------------------------------------------------------------------------|----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Power Supply Input                                  | VCC<br>VSS                                                                                                             | I        | Apply 2.7 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.                                                                                                                                                                                           |
| Analog Power Supply Input                           | AVCC, AVSS                                                                                                             | I        | Applies the power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.                                                                                                                                                               |
| Reset Input                                         | RESET                                                                                                                  | I        | Input "L" on this pin resets the MCU.                                                                                                                                                                                                                    |
| MODE                                                | MODE                                                                                                                   | I        | Connect this pin to VCC via a resistor.                                                                                                                                                                                                                  |
| XIN Clock Input                                     | XIN                                                                                                                    | I        | These pins are provided for the XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins. To use an externally derived clock, input it to the XIN pin and leave the XOUT pin open.            |
| XIN Clock Output                                    | XOUT                                                                                                                   | O        |                                                                                                                                                                                                                                                          |
| INT Interrupt Input                                 | INT0 to INT3                                                                                                           | I        | INT interrupt input pins.<br>INT0 Timer RD input pins.<br>INT1 Timer RA input pins.                                                                                                                                                                      |
| Key Input Interrupt                                 | KI0 to KI3                                                                                                             | I        | Key input interrupt input pins.                                                                                                                                                                                                                          |
| Timer RA                                            | TRAIO                                                                                                                  | I/O      | Timer RA I/O pin.                                                                                                                                                                                                                                        |
|                                                     | TRA0                                                                                                                   | O        | Timer RA output pin.                                                                                                                                                                                                                                     |
| Timer RB                                            | TRBO                                                                                                                   | O        | Timer RB output pin.                                                                                                                                                                                                                                     |
| Timer RD                                            | TRDIOA0, TRDIOA1,<br>TRDIOB0, TRDIOB1,<br>TRDI0C0, TRDI0C1,<br>TRDI0D0, TRDI0D1                                        | I/O      | Timer RD I/O ports.                                                                                                                                                                                                                                      |
|                                                     | TRDCLK                                                                                                                 | I        | External clock input pin.                                                                                                                                                                                                                                |
| Timer RE                                            | TRE0                                                                                                                   | O        | Divided clock output pin.                                                                                                                                                                                                                                |
| Serial Interface                                    | CLK0                                                                                                                   | I/O      | Transfer clock I/O pin.                                                                                                                                                                                                                                  |
|                                                     | RXD0, RXD1                                                                                                             | I        | Serial data input pins.                                                                                                                                                                                                                                  |
|                                                     | TXD0, TXD1                                                                                                             | O        | Serial data output pins.                                                                                                                                                                                                                                 |
| I <sup>2</sup> C Bus Interface                      | SCL                                                                                                                    | I/O      | Clock I/O pin.                                                                                                                                                                                                                                           |
|                                                     | SDA                                                                                                                    | I/O      | Data I/O pin.                                                                                                                                                                                                                                            |
| Clock Synchronous<br>Serial I/O with Chip<br>Select | SSI                                                                                                                    | I/O      | Data I/O pin.                                                                                                                                                                                                                                            |
|                                                     | SCS                                                                                                                    | I/O      | Chip-select signal I/O pin.                                                                                                                                                                                                                              |
|                                                     | SSCK                                                                                                                   | I/O      | Clock I/O pin.                                                                                                                                                                                                                                           |
|                                                     | SSO                                                                                                                    | I/O      | Data I/O pin.                                                                                                                                                                                                                                            |
| Reference Voltage Input                             | VREF                                                                                                                   | I        | Reference voltage input pin to A/D converter.                                                                                                                                                                                                            |
| A/D Converter                                       | AN0 to AN11                                                                                                            | I        | Analog input pins to A/D converter.                                                                                                                                                                                                                      |
| I/O Port                                            | P0_0 to P0_7,<br>P1_0 to P1_7,<br>P2_0 to P2_7,<br>P3_0, P3_1,<br>P3_3 to P3_5, P3_7,<br>P4_3 to P4_5,<br>P6_0 to P6_7 | I/O      | CMOS I/O ports. Each port contains an input/output select direction register, allowing each pin in that port to be directed for input or output individually.<br>Any port set to input can select whether to use a pull-up resistor or not by a program. |
| Input Port                                          | P4_2, P4_6, P4_7                                                                                                       | I        | Input only ports.                                                                                                                                                                                                                                        |

I: Input      O: Output      I/O: Input and output

**Table 1.6 Pin Name Information by Pin Number**

| Pin Number | Control Pin | Port | I/O Pin Functions for of Peripheral Modules |                        |                  |                                               |                                |               |
|------------|-------------|------|---------------------------------------------|------------------------|------------------|-----------------------------------------------|--------------------------------|---------------|
|            |             |      | Interrupt                                   | Timer                  | Serial Interface | Clock Synchronous Serial I/O with Chip Select | I <sup>2</sup> C Bus Interface | A/D Converter |
| 1          |             | P3_5 |                                             |                        |                  | SSCK                                          | SCL                            |               |
| 2          |             | P3_3 |                                             |                        |                  | SSI                                           |                                |               |
| 3          |             | P3_4 |                                             |                        |                  | SCS                                           | SDA                            |               |
| 4          | MODE        |      |                                             |                        |                  |                                               |                                |               |
| 5          |             | P4_3 |                                             |                        |                  |                                               |                                |               |
| 6          |             | P4_4 |                                             |                        |                  |                                               |                                |               |
| 7          | RESET       |      |                                             |                        |                  |                                               |                                |               |
| 8          | XOUT        | P4_7 |                                             |                        |                  |                                               |                                |               |
| 9          | VSS/AVSS    |      |                                             |                        |                  |                                               |                                |               |
| 10         | XIN         | P4_6 |                                             |                        |                  |                                               |                                |               |
| 11         | VCC/AVCC    |      |                                             |                        |                  |                                               |                                |               |
| 12         |             | P2_7 |                                             | TRDIOD1                |                  |                                               |                                |               |
| 13         |             | P2_6 |                                             | TRDIOC1                |                  |                                               |                                |               |
| 14         |             | P2_5 |                                             | TRDIOB1                |                  |                                               |                                |               |
| 15         |             | P2_4 |                                             | TRDIOA1                |                  |                                               |                                |               |
| 16         |             | P2_3 |                                             | TRDIOD0                |                  |                                               |                                |               |
| 17         |             | P2_2 |                                             | TRDIOC0                |                  |                                               |                                |               |
| 18         |             | P2_1 |                                             | TRDIOB0                |                  |                                               |                                |               |
| 19         |             | P2_0 |                                             | TRDIOA0/TRDCLK         |                  |                                               |                                |               |
| 20         |             | P1_7 | INT1                                        | TRAIO                  |                  |                                               |                                |               |
| 21         |             | P1_6 |                                             |                        | CLK0             |                                               |                                |               |
| 22         |             | P1_5 | (INT1) <sup>(1)</sup>                       | (TRAIO) <sup>(1)</sup> | RXD0             |                                               |                                |               |
| 23         |             | P1_4 |                                             |                        | TXD0             |                                               |                                |               |
| 24         |             | P1_3 | KI3                                         |                        |                  |                                               |                                | AN11          |
| 25         |             | P4_5 | INT0                                        | INT0                   |                  |                                               |                                |               |
| 26         |             | P6_6 | INT2                                        |                        | TXD1             |                                               |                                |               |
| 27         |             | P6_7 | INT3                                        |                        | RXD1             |                                               |                                |               |
| 28         |             | P1_2 | KI2                                         |                        |                  |                                               |                                | AN10          |
| 29         |             | P1_1 | KI1                                         |                        |                  |                                               |                                | AN9           |
| 30         |             | P1_0 | KI0                                         |                        |                  |                                               |                                | AN8           |
| 31         |             | P3_1 |                                             | TRBO                   |                  |                                               |                                |               |
| 32         |             | P3_0 |                                             | TRA0                   |                  |                                               |                                |               |
| 33         |             | P6_5 |                                             |                        |                  |                                               |                                |               |
| 34         |             | P6_4 |                                             |                        |                  |                                               |                                |               |
| 35         |             | P6_3 |                                             |                        |                  |                                               |                                |               |
| 36         |             | P0_7 |                                             |                        |                  |                                               |                                | AN0           |
| 37         |             | P0_6 |                                             |                        |                  |                                               |                                | AN1           |
| 38         |             | P0_5 |                                             |                        |                  |                                               |                                | AN2           |
| 39         |             | P0_4 |                                             |                        |                  |                                               |                                | AN3           |
| 40         | VREF        | P4_2 |                                             |                        |                  |                                               |                                |               |
| 41         |             | P6_0 |                                             | TREO                   |                  |                                               |                                |               |
| 42         |             | P6_2 |                                             |                        |                  |                                               |                                |               |
| 43         |             | P6_1 |                                             |                        |                  |                                               |                                |               |
| 44         |             | P0_3 |                                             |                        |                  |                                               |                                | AN4           |
| 45         |             | P0_2 |                                             |                        |                  |                                               |                                | AN5           |
| 46         |             | P0_1 |                                             |                        |                  |                                               |                                | AN6           |
| 47         |             | P0_0 |                                             |                        |                  |                                               |                                | AN7           |
| 48         |             | P3_7 |                                             |                        |                  | SSO                                           |                                |               |

NOTE:

1. Can be assigned to the pin in parentheses by a program.



### **2.8.7 Interrupt Enable Flag (I)**

The I flag enables a maskable interrupt.

An interrupt is disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

### **2.8.8 Stack Pointer Select Flag (U)**

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers. 0 to 31 is executed.

### **2.8.9 Processor Interrupt Priority Level (IPL)**

IPL, 3 bits wide, assigns processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has greater priority than IPL, the interrupt is enabled.

### **2.8.10 Reserved Bit**

If necessary, set to 0. When read, the content is undefined.

### 3. Memory

#### 3.1 R8C/20 Group


Figure 3.1 shows a Memory Map of R8C/20 Group. The R8C/20 Group has 1 Mbyte of address space from address 00000h to FFFFFh.

The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFR) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future user and cannot be accessed by users.



**Figure 3.1** Memory Map of R8C/20 Group

**Table 4.3 SFR Information (3)<sup>(1)</sup>**

| Address | Register                                                                | Symbol      | After reset   |
|---------|-------------------------------------------------------------------------|-------------|---------------|
| 0080h   |                                                                         |             |               |
| 0081h   |                                                                         |             |               |
| 0082h   |                                                                         |             |               |
| 0083h   |                                                                         |             |               |
| 0084h   |                                                                         |             |               |
| 0085h   |                                                                         |             |               |
| 0086h   |                                                                         |             |               |
| 0087h   |                                                                         |             |               |
| 0088h   |                                                                         |             |               |
| 0089h   |                                                                         |             |               |
| 008Ah   |                                                                         |             |               |
| 008Bh   |                                                                         |             |               |
| 008Ch   |                                                                         |             |               |
| 008Dh   |                                                                         |             |               |
| 008Eh   |                                                                         |             |               |
| 008Fh   |                                                                         |             |               |
| 0090h   |                                                                         |             |               |
| 0091h   |                                                                         |             |               |
| 0092h   |                                                                         |             |               |
| 0093h   |                                                                         |             |               |
| 0094h   |                                                                         |             |               |
| 0095h   |                                                                         |             |               |
| 0096h   |                                                                         |             |               |
| 0097h   |                                                                         |             |               |
| 0098h   |                                                                         |             |               |
| 0099h   |                                                                         |             |               |
| 009Ah   |                                                                         |             |               |
| 009Bh   |                                                                         |             |               |
| 009Ch   |                                                                         |             |               |
| 009Dh   |                                                                         |             |               |
| 009Eh   |                                                                         |             |               |
| 009Fh   |                                                                         |             |               |
| 00A0h   | UART0 Transmit/Receive Mode Register                                    | U0MR        | 00h           |
| 00A1h   | UART0 Bit Rate Register                                                 | U0BRG       | XXh           |
| 00A2h   | UART0 Transmit Buffer Register                                          | U0TB        | XXh           |
| 00A3h   |                                                                         |             | XXh           |
| 00A4h   | UART0 Transmit/Receive Control Register 0                               | U0C0        | 00001000b     |
| 00A5h   | UART0 Transmit/Receive Control Register 1                               | U0C1        | 00000010b     |
| 00A6h   | UART0 Receive Buffer Register                                           | U0RB        | XXh           |
| 00A7h   |                                                                         |             | XXh           |
| 00A8h   | UART1 Transmit/Receive Mode Register                                    | U1MR        | 00h           |
| 00A9h   | UART1 Bit Rate Register                                                 | U1BRG       | XXh           |
| 00AAh   | UART1 Transmit Buffer Register                                          | U1TB        | XXh           |
| 00ABh   |                                                                         |             | XXh           |
| 00ACh   | UART1 Transmit/Receive Control Register 0                               | U1C0        | 00001000b     |
| 00ADh   | UART1 Transmit/Receive Control Register 1                               | U1C1        | 00000010b     |
| 00AEh   | UART1 Receive Buffer Register                                           | U1RB        | XXh           |
| 00AFh   |                                                                         |             | XXh           |
| 00B0h   |                                                                         |             |               |
| 00B1h   |                                                                         |             |               |
| 00B2h   |                                                                         |             |               |
| 00B3h   |                                                                         |             |               |
| 00B4h   |                                                                         |             |               |
| 00B5h   |                                                                         |             |               |
| 00B6h   |                                                                         |             |               |
| 00B7h   |                                                                         |             |               |
| 00B8h   | SS Control Register H/IIC Bus Control Register 1 <sup>(2)</sup>         | SSCRH/ICCR1 | 00h           |
| 00B9h   | SS Control Register L/IIC Bus Control Register 2 <sup>(2)</sup>         | SSCRL/ICCR2 | 01111101b     |
| 00BAh   | SS Mode Register/IIC Bus Mode Register 1 <sup>(2)</sup>                 | SSMR/ICMR   | 00011000b     |
| 00BBh   | SS Enable Register/IIC Bus Interrupt Enable Register <sup>(2)</sup>     | SSER/ICIER  | 00h           |
| 00BCh   | SS Status Register/IIC Bus Status Register <sup>(2)</sup>               | SSSR/ICSR   | 00h/0000X000b |
| 00BDh   | SS Mode Register 2/Slave Address Register <sup>(2)</sup>                | SSMR2/SAR   | 00h           |
| 00BEh   | SS Transmit Data Register/IIC Bus Transmit Data Register <sup>(2)</sup> | SSTDR/ICDRT | FFh           |
| 00BFh   | SS Receive Data Register/IIC Bus Receive Data Register <sup>(2)</sup>   | SSRDR/ICDRR | FFh           |

X: Undefined

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.
2. Selected by the IICSEL bit in the PMR register.

**Table 4.5 SFR Information (5)<sup>(1)</sup>**

| Address | Register                                           | Symbol  | After reset |
|---------|----------------------------------------------------|---------|-------------|
| 0100h   | Timer RA Control Register                          | TRACR   | 00h         |
| 0101h   | Timer RA I/O Control Register                      | TRAIOC  | 00h         |
| 0102h   | Timer RA Mode Register                             | TRAMR   | 00h         |
| 0103h   | Timer RA Prescaler Register                        | TRAPRE  | FFh         |
| 0104h   | Timer RA Register                                  | TRA     | FFh         |
| 0105h   |                                                    |         |             |
| 0106h   | LIN Control Register                               | LINCR   | 00h         |
| 0107h   | LIN Status Register                                | LINST   | 00h         |
| 0108h   | Timer RB Control Register                          | TRBCR   | 00h         |
| 0109h   | Timer RB One-Shot Control Register                 | TRBOCR  | 00h         |
| 010Ah   | Timer RB I/O Control Register                      | TRBIOC  | 00h         |
| 010Bh   | Timer RB Mode Register                             | TRBMR   | 00h         |
| 010Ch   | Timer RB Prescaler Register                        | TRBPRES | FFh         |
| 010Dh   | Timer RB Secondary Register                        | TRBSC   | FFh         |
| 010Eh   | Timer RB Primary                                   | TRBPR   | FFh         |
| 010Fh   |                                                    |         |             |
| 0110h   |                                                    |         |             |
| 0111h   |                                                    |         |             |
| 0112h   |                                                    |         |             |
| 0113h   |                                                    |         |             |
| 0114h   |                                                    |         |             |
| 0115h   |                                                    |         |             |
| 0116h   |                                                    |         |             |
| 0117h   |                                                    |         |             |
| 0118h   | Timer RE Counter Data Register                     | TRESEC  | 00h         |
| 0119h   | Timer RE Compare Data Register                     | TREMIN  | 00h         |
| 011Ah   |                                                    |         |             |
| 011Bh   |                                                    |         |             |
| 011Ch   | Timer RE Control Register 1                        | TRECR1  | 00h         |
| 011Dh   | Timer RE Control Register 2                        | TRECR2  | 00h         |
| 011Eh   | Timer RE Count Source Select Register              | TRECSR  | 00001000b   |
| 011Fh   |                                                    |         |             |
| 0120h   |                                                    |         |             |
| 0121h   |                                                    |         |             |
| 0122h   |                                                    |         |             |
| 0123h   |                                                    |         |             |
| 0124h   |                                                    |         |             |
| 0125h   |                                                    |         |             |
| 0126h   |                                                    |         |             |
| 0127h   |                                                    |         |             |
| 0128h   |                                                    |         |             |
| 0129h   |                                                    |         |             |
| 012Ah   |                                                    |         |             |
| 012Bh   |                                                    |         |             |
| 012Ch   |                                                    |         |             |
| 012Dh   |                                                    |         |             |
| 012Eh   |                                                    |         |             |
| 012Fh   |                                                    |         |             |
| 0130h   |                                                    |         |             |
| 0131h   |                                                    |         |             |
| 0132h   |                                                    |         |             |
| 0133h   |                                                    |         |             |
| 0134h   |                                                    |         |             |
| 0135h   |                                                    |         |             |
| 0136h   |                                                    |         |             |
| 0137h   | Timer RD Start Register                            | TRDSTR  | 11111100b   |
| 0138h   | Timer RD Mode Register                             | TRDMR   | 00001110b   |
| 0139h   | Timer RD PWM Mode Register                         | TRDPMR  | 10001000b   |
| 013Ah   | Timer RD Function Control Register                 | TRDFCR  | 10000000b   |
| 013Bh   | Timer RD Output Master Enable Register 1           | TRDOER1 | FFh         |
| 013Ch   | Timer RD Output Master Enable Register 2           | TRDOER2 | 01111111b   |
| 013Dh   | Timer RD Output Control Register                   | TRDOCR  | 00h         |
| 013Eh   | Timer RD Digital Filter Function Select Register 0 | TRDDF0  | 00h         |
| 013Fh   | Timer RD Digital Filter Function Select Register 1 | TRDDF1  | 00h         |

X: Undefined

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

**Table 5.4 Flash Memory (Program ROM) Electrical Characteristics**

| Symbol                  | Parameter                                                           | Conditions                 | Standard             |      |                             | Unit  |
|-------------------------|---------------------------------------------------------------------|----------------------------|----------------------|------|-----------------------------|-------|
|                         |                                                                     |                            | Min.                 | Typ. | Max.                        |       |
| –                       | Program/erase endurance <sup>(2)</sup>                              | R8C/20 Group               | 100 <sup>(3)</sup>   | –    | –                           | times |
|                         |                                                                     | R8C/21 Group               | 1,000 <sup>(3)</sup> | –    | –                           | times |
| –                       | Byte program time                                                   |                            | –                    | 50   | 400                         | μs    |
| –                       | Block erase time                                                    |                            | –                    | 0.4  | 9                           | s     |
| t <sub>d</sub> (SR-SUS) | Time delay from suspend request until erase suspend                 |                            | –                    | –    | 97 + CPU clock<br>× 6 cycle | μs    |
| –                       | Interval from erase start/restart until following suspend request   |                            | 650                  | –    | –                           | μs    |
| –                       | Interval from program start/restart until following suspend request |                            | 0                    | –    | –                           | ns    |
| –                       | Time from suspend until program/erase restart                       |                            | –                    | –    | 3 + CPU clock<br>× 4 cycle  | μs    |
| –                       | Program, erase voltage                                              |                            | 2.7                  | –    | 5.5                         | V     |
| –                       | Read voltage                                                        |                            | 2.7                  | –    | 5.5                         | V     |
| –                       | Program, erase temperature                                          |                            | 0                    | –    | 60                          | °C    |
| –                       | Data hold time <sup>(7)</sup>                                       | Ambient temperature = 55°C | 20                   | –    | –                           | year  |

**NOTES:**

1. V<sub>CC</sub> = 2.7 to 5.5 V at Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
2. Definition of programming/erasure endurance  
The programming and erasure endurance is defined on a per-block basis.  
If the programming and erasure endurance is n (n = 100 or 1,000), each block can be erased n times.  
For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
3. Endurance to guarantee all electrical characteristics after program and erase (1 to Min. value can be guaranteed).
4. In a system that executes multiple programming operations, the actual erasure endurance can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
5. If error occurs during block erase, attempt to execute the clear status register command, then the block erase command at least three times until the erase error does not occur.
6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
7. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.4 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Master)





Figure 5.5 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Slave)

**Table 5.13 Timing Requirements of I<sup>2</sup>C Bus Interface<sup>(1)</sup>**

| Symbol            | Parameter                                   | Conditions | Standard                                |      |                                  | Unit |
|-------------------|---------------------------------------------|------------|-----------------------------------------|------|----------------------------------|------|
|                   |                                             |            | Min.                                    | Typ. | Max.                             |      |
| t <sub>SCL</sub>  | SCL input cycle time                        |            | 12t <sub>CYC</sub> + 600 <sup>(2)</sup> | —    | —                                | ns   |
| t <sub>SCLH</sub> | SCL input "H" width                         |            | 3t <sub>CYC</sub> + 300 <sup>(2)</sup>  | —    | —                                | ns   |
| t <sub>SCLL</sub> | SCL input "L" width                         |            | 5t <sub>CYC</sub> + 300 <sup>(2)</sup>  | —    | —                                | ns   |
| t <sub>sf</sub>   | SCL, SDA input falling time                 |            | —                                       | —    | 300                              | ns   |
| t <sub>SP</sub>   | SCL, SDA input spike pulse rejection time   |            | —                                       | —    | 1t <sub>CYC</sub> <sup>(2)</sup> | ns   |
| t <sub>BUF</sub>  | SDA input bus-free time                     |            | 5t <sub>CYC</sub> <sup>(2)</sup>        | —    | —                                | ns   |
| t <sub>STAH</sub> | Start condition input hold time             |            | 3t <sub>CYC</sub> <sup>(2)</sup>        | —    | —                                | ns   |
| t <sub>STAS</sub> | Retransmit start condition input setup time |            | 3t <sub>CYC</sub> <sup>(2)</sup>        | —    | —                                | ns   |
| t <sub>STOP</sub> | Stop condition input setup time             |            | 3t <sub>CYC</sub> <sup>(2)</sup>        | —    | —                                | ns   |
| t <sub>SOAS</sub> | Data input setup time                       |            | 1t <sub>CYC</sub> + 20 <sup>(2)</sup>   | —    | —                                | ns   |
| t <sub>SDAH</sub> | Data input hold time                        |            | 0                                       | —    | —                                | ns   |

## NOTES:

1. V<sub>CC</sub> = 2.7 to 5.5 V, V<sub>SS</sub> = 0V at Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
2. 1t<sub>CYC</sub> = 1/f<sub>1</sub>(s)

**Figure 5.7 I/O Timing of I<sup>2</sup>C Bus Interface**



**Table 5.14 Electrical Characteristics (1) [Vcc = 5 V]**

| Symbol           | Parameter           |                                                                                         | Condition           |                    | Standard  |      |      | Unit       |
|------------------|---------------------|-----------------------------------------------------------------------------------------|---------------------|--------------------|-----------|------|------|------------|
|                  |                     |                                                                                         |                     |                    | Min.      | Typ. | Max. |            |
| VOH              | Output "H" Voltage  | Except XOUT                                                                             | IOH = -5 mA         |                    | Vcc - 2.0 | —    | Vcc  | V          |
|                  |                     |                                                                                         | IOH = -200 $\mu$ A  |                    | Vcc - 0.3 | —    | Vcc  | V          |
|                  |                     | XOUT                                                                                    | Drive capacity HIGH | IOH = -1 mA        | Vcc - 2.0 | —    | Vcc  | V          |
|                  |                     |                                                                                         | Drive capacity LOW  | IOH = -500 $\mu$ A | Vcc - 2.0 | —    | Vcc  | V          |
| VOL              | Output "L" Voltage  | Except XOUT                                                                             | IOL = 5 mA          |                    | —         | —    | 2.0  | V          |
|                  |                     |                                                                                         | IOL = 200 $\mu$ A   |                    | —         | —    | 0.45 | V          |
|                  |                     | XOUT                                                                                    | Drive capacity HIGH | IOL = 1 mA         | —         | —    | 2.0  | V          |
|                  |                     |                                                                                         | Drive capacity LOW  | IOL = 500 $\mu$ A  | —         | —    | 2.0  | V          |
| VT+-VT-          | Hysteresis          | INT0, INT1, INT2, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, SSI, SCL, SDA, SSO |                     |                    | 0.1       | 0.5  | —    | V          |
|                  |                     | RESET                                                                                   |                     |                    | 0.1       | 1.0  | —    | V          |
| IiH              | Input "H" current   |                                                                                         | VI = 5 V, Vcc = 5 V |                    | —         | —    | 5.0  | $\mu$ A    |
| IiL              | Input "L" current   |                                                                                         | VI = 0 V, Vcc = 5 V |                    | —         | —    | -5.0 | $\mu$ A    |
| RPULLUP          | Pull-Up Resistance  |                                                                                         | VI = 0 V, Vcc = 5 V |                    | 30        | 50   | 167  | k $\Omega$ |
| RfXIN            | Feedback Resistance | XIN                                                                                     |                     |                    | —         | 1.0  | —    | M $\Omega$ |
| V <sub>RAM</sub> | RAM Hold Voltage    |                                                                                         | During stop mode    |                    | 2.0       | —    | —    | V          |

NOTE:


1. Vcc = 4.2 to 5.5 V at T<sub>opr</sub> = -40 to 85°C (J version) / -40 to 125°C (K version), f(XIN) = 20 MHz, unless otherwise specified.

**Table 5.21 Electrical Characteristics (4) [V<sub>CC</sub> = 3 V]  
(Topr = -40 to 85°C (J version) / -40 to 125°C (K version), Unless Otherwise Specified.)**


| Symbol | Parameter                                                                                                         | Condition                          |                                                                                                                                                                                                         | Standard |      |      | Unit |
|--------|-------------------------------------------------------------------------------------------------------------------|------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|------|------|------|
|        |                                                                                                                   |                                    |                                                                                                                                                                                                         | Min.     | Typ. | Max. |      |
| Icc    | Power supply current (Vcc = 2.7 to 3.3 V)<br>In single-chip mode, the output pins are open and other pins are Vss | High-clock mode                    | XIN = 20 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>No division                                                                             | –        | 10.5 | 21.0 | mA   |
|        |                                                                                                                   |                                    | XIN = 16 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>No division                                                                             | –        | 8.3  | 16.6 | mA   |
|        |                                                                                                                   |                                    | XIN = 10 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>No division                                                                             | –        | 5.3  | 10.6 | mA   |
|        |                                                                                                                   |                                    | XIN = 20 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8                                                                             | –        | 4.5  | –    | mA   |
|        |                                                                                                                   |                                    | XIN = 16 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8                                                                             | –        | 3.3  | –    | mA   |
|        |                                                                                                                   |                                    | XIN = 10 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8                                                                             | –        | 2.3  | –    | mA   |
|        |                                                                                                                   | High-speed on-chip oscillator mode | XIN clock off<br>High-speed on-chip oscillator on fOCO = 10 MHz<br>Low-speed on-chip oscillator on = 125 kHz<br>No division                                                                             | –        | 5.6  | 11.2 | mA   |
|        |                                                                                                                   |                                    | XIN clock off<br>High-speed on-chip oscillator on fOCO = 10 MHz<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8                                                                             | –        | 2.4  | –    | mA   |
|        |                                                                                                                   | Low-speed on-chip oscillator mode  | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8<br>FMR47 = 1                                                                             | –        | 138  | 276  | μA   |
|        |                                                                                                                   | Wait mode                          | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>While a WAIT instruction is executed<br>Peripheral clock operation<br>VCA20 = 0<br>VCA26 = VCA27 = 0 | –        | 48   | 96   | μA   |
|        |                                                                                                                   |                                    | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>While a WAIT instruction is executed<br>Peripheral clock off<br>VCA20 = 0<br>VCA26 = VCA27 = 0       | –        | 35   | 70   | μA   |
|        |                                                                                                                   | Stop mode<br>Topr = 25°C           | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>CM10 = 1<br>Peripheral clock off<br>VCA26 = VCA27 = 0                                                         | –        | 0.7  | 3.0  | μA   |
|        |                                                                                                                   | Stop mode<br>Topr = 85°C           | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>CM10 = 1<br>Peripheral clock off<br>VCA26 = VCA27 = 0                                                         | –        | 1.1  | –    | μA   |
|        |                                                                                                                   | Stop mode<br>Topr = 125°C          | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>CM10 = 1<br>Peripheral clock off<br>VCA26 = VCA27 = 0                                                         | –        | 3.8  | –    | μA   |

**Timing Requirements (Unless Otherwise Specified:  $V_{CC} = 3\text{ V}$ ,  $V_{SS} = 0\text{ V}$  at  $T_{opr} = 25^\circ\text{C}$ ) [ $V_{CC} = 3\text{ V}$ ]****Table 5.22 XIN Input**

| Symbol        | Parameter            | Standard |      | Unit |
|---------------|----------------------|----------|------|------|
|               |                      | Min.     | Max. |      |
| $t_{c(XIN)}$  | XIN input cycle time | 100      | —    | ns   |
| $t_{WH(XIN)}$ | XIN input "H" width  | 40       | —    | ns   |
| $t_{WL(XIN)}$ | XIN input "L" width  | 40       | —    | ns   |

**Figure 5.12 XIN Input Timing Diagram when  $V_{CC} = 3\text{ V}$** **Table 5.23 TRAIO Input**


| Symbol          | Parameter              | Standard |      | Unit |
|-----------------|------------------------|----------|------|------|
|                 |                        | Min.     | Max. |      |
| $t_{c(TRAIO)}$  | TRAIO input Cycle time | 300      | —    | ns   |
| $t_{WH(TRAIO)}$ | TRAIO input "H" width  | 120      | —    | ns   |
| $t_{WL(TRAIO)}$ | TRAIO input "L" width  | 120      | —    | ns   |

**Figure 5.13 TRAIO Input Timing Diagram when  $V_{CC} = 3\text{ V}$**

**Table 5.24 Serial Interface**

| Symbol        | Parameter              | Standard |      | Unit |
|---------------|------------------------|----------|------|------|
|               |                        | Min.     | Max. |      |
| $t_{c(CK)}$   | CLK0 input cycle time  | 300      | —    | ns   |
| $t_{w(CKH)}$  | CLK0 input "H" width   | 150      | —    | ns   |
| $t_{w(CKL)}$  | CLK0 input "L" width   | 150      | —    | ns   |
| $t_{d(C-Q)}$  | TXDi output delay time | —        | 80   | ns   |
| $t_{h(C-Q)}$  | TXDi hold time         | 0        | —    | ns   |
| $t_{su(D-C)}$ | RXDi input setup time  | 70       | —    | ns   |
| $t_{h(C-D)}$  | RXDi input hold time   | 90       | —    | ns   |


i = 0 or 1

**Figure 5.14 Serial Interface Timing Diagram when Vcc = 3 V****Table 5.25 External Interrupt  $\overline{INTi}$  (i = 0 to 3) Input**

| Symbol       | Parameter                         | Standard           |      | Unit |
|--------------|-----------------------------------|--------------------|------|------|
|              |                                   | Min.               | Max. |      |
| $t_{w(INH)}$ | $\overline{INTi}$ input "H" width | 380 <sup>(1)</sup> | —    | ns   |
| $t_{w(INL)}$ | $\overline{INTi}$ input "L" width | 380 <sup>(2)</sup> | —    | ns   |

**NOTES:**

1. When selecting the digital filter by the  $\overline{INTi}$  input filter select bit, use the  $\overline{INTi}$  input HIGH width to the greater value, either (1/digital filter clock frequency x 3) or the minimum value of standard.
2. When selecting the digital filter by the  $\overline{INTi}$  input filter select bit, use the  $\overline{INTi}$  input LOW width to the greater value, either (1/digital filter clock frequency x 3) or the minimum value of standard.

**Figure 5.15 External Interrupt  $\overline{INTi}$  Input Timing Diagram when Vcc = 3 V (i = 0 to 3)**

|                  |                                      |
|------------------|--------------------------------------|
| REVISION HISTORY | R8C/20 Group, R8C/21 Group Datasheet |
|------------------|--------------------------------------|

| Rev. | Date         | Description |                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|------|--------------|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|      |              | Page        | Summary                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 0.20 | Sep 29, 2005 | 20          | Table 4.6 SFR Information (6) revised<br>- 0145h: POCR0 → TRDPOCR0<br>- 0146h, 0147h: TRDCNT0 → TRD0<br>- 0148h, 0149h: GRA0 → TRDGRA0<br>- 014Ah, 014Bh: GRB0 → TRDGRB0<br>- 014Ch, 014Dh: GRC0 → TRDGRC0<br>- 014Eh, 014Fh: GRD0 → TRDGRD0<br>- 0155h: POCR1 → TRDPOCR1<br>- 0156h, 0157h: TRDCNT1 → TRD1<br>- 0158h, 0159h: GRA1 → TRDGRA1<br>- 015Ah, 015Bh: GRB1 → TRDGRB1<br>- 015Ch, 015Dh: GRC1 → TRDGRC1<br>- 015Eh, 015Fh: GRD1 → TRDGRD1 |
|      |              | 22          | 5. Electrical Characteristics added                                                                                                                                                                                                                                                                                                                                                                                                                 |
| 1.00 | Nov 15, 2006 | All pages   | "Preliminary" and "Under development" deleted                                                                                                                                                                                                                                                                                                                                                                                                       |
|      |              | 2           | Table 1.1 Functions and Specifications for R8C/20 Group revised.<br>NOTE1 deleted.                                                                                                                                                                                                                                                                                                                                                                  |
|      |              | 3           | Table 1.2 Functions and Specifications for R8C/21 Group revised.<br>NOTE1 deleted.                                                                                                                                                                                                                                                                                                                                                                  |
|      |              | 5           | Table 1.3 Product Information for R8C/20 Group;<br>"R5F2120AJFP (D)", "R5F2120CJFP (D)", "R5F2120AKFP (D)",<br>"R5F2120CKFP (D)", and NOTE added.<br>Figure 1.2 Type Number, Memory Size, and Package of R8C/20 Group;<br>"A: 96 KB" and "C: 128 KB" added.                                                                                                                                                                                         |
|      |              | 6           | Table 1.4 Product Information for R8C/21 Group;<br>"R5F2121AJFP (D)", "R5F2121CJFP (D)", "R5F2121AKFP (D)",<br>"R5F2121CKFP (D)", and NOTE added.<br>Figure 1.3 Type Number, Memory Size, and Package of R8C/21 Group;<br>"A: 96 KB" and "C: 128 KB" added.                                                                                                                                                                                         |
|      |              | 13          | Figure 3.1 Memory Map of R8C/20 Group revised.                                                                                                                                                                                                                                                                                                                                                                                                      |
|      |              | 14          | Figure 3.2 Memory Map of R8C/21 Group revised.                                                                                                                                                                                                                                                                                                                                                                                                      |
|      |              | 15          | Table 4.1 SFR Information (1) <sup>(1)</sup> ;<br>NOTE8; "The CSPROINI bit in the OFS register is set to 0."<br>→ "The CSPROINI bit in the OFS register is 0." revised.                                                                                                                                                                                                                                                                             |
|      |              | 21          | Table 5.1 Absolute Maximum Ratings; Power dissipation revised.<br>Table 5.2 Recommended Operating Conditions; System clock revised.                                                                                                                                                                                                                                                                                                                 |
|      |              | 26          | Table 5.8 Voltage Monitor 1 Reset Circuit Electrical Characteristics<br>→ Table 5.8 Power-on Reset Circuit, Voltage Monitor 1 Reset Circuit<br>Electrical Characteristics <sup>(1)</sup> replaced.<br>Table 5.8 revised.<br>NOTE3 added.<br>Table 5.9 Power-on Reset Circuit Electrical Characteristics deleted.<br>Figure 5.3 Power-on Reset Circuit Electrical Characteristics revised.                                                           |
|      |              | 27          | Table 5.10 High-Speed On-Chip Oscillator Circuit Electrical<br>Characteristics → Table 5.9 High-Speed On-Chip Oscillator Circuit<br>Electrical Characteristics revised.                                                                                                                                                                                                                                                                             |