

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, Voltage Detect, WDT
Number of I/O	41
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2121cjfp-u0

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

1.4 Product Information

Table 1.3 lists Product Information for R8C/20 Group and Table 1.4 lists Product Information for R8C/21 Group.

Table 1.3 Product Information for R8C/20 Group

Current of Aug. 2008

Type No.	ROM Capacity	RAM Capacity	Package Type	Rer	narks
R5F21206JFP	32 Kbytes	2 Kbytes	PLQP0048KB-A	J version	Flash memory
R5F21207JFP	48 Kbytes	2.5 Kbytes	PLQP0048KB-A		version
R5F21208JFP	64 Kbytes	3 Kbytes	PLQP0048KB-A		
R5F2120AJFP	96 Kbytes	5 Kbytes	PLQP0048KB-A		
R5F2120CJFP	128 Kbytes ⁽¹⁾	6 Kbytes	PLQP0048KB-A		
R5F21206KFP	32 Kbytes	2 Kbytes	PLQP0048KB-A	K version	
R5F21207KFP	48 Kbytes	2.5 Kbytes	PLQP0048KB-A		
R5F21208KFP	64 Kbytes	3 Kbytes	PLQP0048KB-A		
R5F2120AKFP	96 Kbytes	5 Kbytes	PLQP0048KB-A		
R5F2120CKFP	128 Kbytes ⁽¹⁾	6 Kbytes	PLQP0048KB-A		

NOTE:

1. Do not use addresses 20000h to 23FFFh because these areas are used for the emulator debugger. Refer to **23. Notes on Emulator Debugger** of Hardware Manual.




Figure 1.2 Type Number, Memory Size, and Package of R8C/20 Group

1.6 Pin Functions

Table 1.5 lists the Pin Functions and Table 1.6 lists the Pin Name Information by Pin Number.

Table 1.5 Pin Functions

Type	Symbol	I/O Type	Description
Power Supply Input	VCC VSS	I	Apply 2.7 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog Power Supply Input	AVCC, AVSS	I	Applies the power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset Input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN Clock Input	XIN	I	These pins are provided for the XIN clock generation
XIN Clock Output	XOUT	0	circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins. To use an externally derived clock, input it to the XIN pin and leave the XOUT pin open.
INT Interrupt Input	INTO to INT3	I	INT interrupt input pins. INTO Timer RD input pins. INTO Timer RA input pins.
Key Input Interrupt	KI0 to KI3	I	Key input interrupt input pins.
Timer RA	TRAIO	I/O	Timer RA I/O pin.
	TRAO	0	Timer RA output pin.
Timer RB	TRBO	0	Timer RB output pin.
Timer RD	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1	I/O	Timer RD I/O ports.
	TRDCLK	I	External clock input pin.
Timer RE	TREO	0	Divided clock output pin.
Serial Interface	CLK0	I/O	Transfer clock I/O pin.
	RXD0, RXD1	I	Serial data input pins.
	TXD0, TXD1	0	Serial data output pins.
I ² C Bus Interface	SCL	I/O	Clock I/O pin.
	SDA	I/O	Data I/O pin.
Clock Synchronous	SSI	I/O	Data I/O pin.
Serial I/O with Chip	SCS	I/O	Chip-select signal I/O pin.
Select	SSCK	I/O	Clock I/O pin.
	SSO	I/O	Data I/O pin.
Reference Voltage Input	VREF	I	Reference voltage input pin to A/D converter.
A/D Converter	AN0 to AN11	I	Analog input pins to A/D converter.
I/O Port	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0, P3_1, P3_3 to P3_5, P3_7, P4_3 to P4_5, P6_0 to P6_7	I/O	CMOS I/O ports. Each port contains an input/output select direction register, allowing each pin in that port to be directed for input or output individually. Any port set to input can select whether to use a pull-up resistor or not by a program.
Input Port	P4_2, P4_6, P4_7	I	Input only ports.

I: Input

O: Output

I/O: Input and output



2.1 Data Registers (R0, R1, R2 and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3.

R0 can be split into high-order bit (R0H) and low-order bit (R0L) to be used separately as 8-bit data registers. The same applies to R1H and R1L as R0H and R0L. R2 can be combined with R0 to be used as a 32-bit data register (R2R0). The same applies R3R1 as R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. They also are used for transfer, arithmetic and logic operations. The same applies to A1 as A0.

A1 can be combined with A0 to be used a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB, a 20-bit register, indicates the start address of an interrupt vector table.

2.5 Program Counter (PC)

PC, 20 bits wide, indicates the address of an instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointer (SP), USP and ISP, are 16 bits wide each.

The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is a 11-bit register indicating the CPU status.

2.8.1 Carry Flag (C)

The C flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debug only. Set to 0.

2.8.3 **Zero Flag (Z)**

The Z flag is set to 1 when an arithmetic operation resulted in 0; otherwise, 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation resulted in a negative value; otherwise, 0.

2.8.5 Register Bank Select Flag (B)

The register bank 0 is selected when the B flag is 0. The register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when the operation resulted in an overflow; otherwise, 0.



3. Memory

3.1 R8C/20 Group


Figure 3.1 shows a Memory Map of R8C/20 Group. The R8C/20 Group has 1 Mbyte of address space from address 00000h to FFFFFh.

The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFR) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future user and cannot be accessed by users.



- 1. The blank regions are reserved. Do not access locations in these regions.
- Do not use addresses 20000h to 23FFFh because these areas are used for the emulator debugger. Refer to 23. Notes on Emulator Debugger of Hardware Manual.

5	Internal ROM			Internal RAM			
Part Number	Size	Address 0YYYYh	Address ZZZZZh	Size	Address 0XXXXh	Address 0SSSSh	
R5F21206JFP, R5F21206KFP	32 Kbytes	08000h	-	2 Kbytes	00BFFh	-	
R5F21207JFP, R5F21207KFP	48 Kbytes	04000h	-	2.5 Kbytes	00DFFh	-	
R5F21208JFP, R5F21208KFP	64 Kbytes	04000h	13FFFh	3 Kbytes	00FFFh	-	
R5F2120AJFP, R5F2120AKFP	96 Kbytes	04000h	1BFFFh	5 Kbytes	00FFFh	037FFh	
R5F2120CJFP, R5F2120CKFP	128 Kbytes	04000h	23FFFh	6 Kbytes	00FFFh	03BFFh	

Figure 3.1 Memory Map of R8C/20 Group

SFR Information (2)⁽¹⁾ Table 4.2

	. ,		1 46
Address	Register	Symbol	After reset
0040h			
0041h			
0042h			
0043h			
0044h			
0045h			
0046h			
0047h			
0048h	Timer RD0 Interrupt Control Register	TRD0IC	XXXXX000b
0049h	Timer RD1 Interrupt Control Register	TRD1IC	XXXXX000b
	Timer KDT Interrupt Control Register		
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004Bh			
004Ch			
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh	SSU Interrupt Control Register/IIC Bus Interrupt Control Register ⁽²⁾	SSUIC/IICIC	XXXXX000b
	550 Interrupt Control Register/IIC Bus Interrupt Control Register(2)	33010/11010	**************************************
0050h			
0051h	UART0 Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UART0 Receive Interrupt Control Register	SORIC	XXXXX000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC	XXXXX000b
0053h	UART1 Receive Interrupt Control Register	S1RIC	XXXXX000b
0055h	INT2 Interrupt Control Register	INT2IC	XX00X000b
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh			
005Ch			
005Dh	INT0 Interrupt Control Register	INTOIC	XX00X000b
005Eh	The street april of the origination		7.5.1007.10002
005Fh			
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah			
006Bh			
006Ch			
006Dh			
006Eh			+
006Fh			
0070h			
0071h			
0072h			
0072h			
0074h			
0075h			
0075h 0076h			
0076h 0077h			
0076h 0077h 0078h			
0076h 0077h 0078h 0079h			
0076h 0077h 0078h			
0076h 0077h 0078h 0079h			
0076h 0077h 0078h 0079h 007Ah			
0076h 0077h 0078h 0079h 007Ah 007Bh			
0076h 0077h 0078h 0079h 007Ah 007Bh 007Ch			
0076h 0077h 0078h 0079h 007Ah 007Bh			

X: Undefined

- The blank regions are reserved. Do not access locations in these regions.
 Selected by the IICSEL bit in the PMR register.

SFR Information (4)⁽¹⁾ Table 4.4

00C0h 00C1h 00C2h 00C3h 00C4h 00C5h	Register A/D Register	Symbol AD	After reset XXh XXh
00C1h 00C2h 00C3h 00C4h			
00C2h 00C3h 00C4h			
00C3h 00C4h			
00C4h			
00C6h			
00C7h			
00C8h			
00C9h			
00CAh			
00CBh			
00CCh			
00CDh			
00CEh			
00CFh			
00D0h			
00D1h			
00D2h			
00D3h		1.500115	
00D4h	A/D Control Register 2	ADCON2	00h
00D5h			
00D6h	A/D Control Register 0	ADCON0	00h
00D7h	A/D Control Register 1	ADCON1	00h
00D8h			
00D9h			
00DAh			
00DBh			
00DCh			
00DDh			
00DEh			
00DFh			
00E0h	Port P0 Register	P0	XXh
00E1h	Port P1 Register	P1	XXh
00E2h	Port P0 Direction Register	PD0	00h
00E3h	Port P1 Direction Register	PD1	00h
00E4h	Port P2 Register	P2	XXh
00E5h	Port P3 Register	P3	XXh
00E6h	Port P2 Direction Register	PD2	00h
	Port P2 Direction Register		
00E7h	Port P3 Direction Register	PD3	00h
00E8h	Port P4 Register	P4	XXh
00E9h			
00EAh	Port P4 Direction Register	PD4	00h
00EBh			
00ECh	Port P6 Register	P6	XXh
00EDh			
00EEh	Port P6 Direction Register	PD6	00h
00EFh			
00F0h			
00F1h			
00F2h			
00F3h			
00F4h			
00F5h	UART1 Function Select Register	U1SR	XXh
00F6h		2.3	
00F7h		+	
00F8h	Port Mode Register	PMR	00h
00F9h	External Input Enable Register	INTEN	00h
00FAh	INT Input Filter Select Register	INTEN	00h
	Key Input Enable Register	KIEN	00h
00FBh	Rey Input Effable Register	PUR0	
00FCh 00FDh	Pull-Up Control Register 0		00h
OOFDh	Pull-Up Control Register 1	PUR1	XX00XX00b
00FEh	1		

X: Undefined

NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

SFR Information (6)⁽¹⁾ Table 4.6

Address	Register	Symbol	After reset
0140h	Timer RD Control Register 0	TRDCR0	00h
0141h	Timer RD I/O Control Register A0	TRDIORA0	10001000b
0142h	Timer RD I/O Control Register C0	TRDIORC0	10001000b
0143h	Timer RD Status Register 0	TRDSR0	11100000b
0144h	Timer RD Interrupt Enable Register 0	TRDIER0	11100000b
0145h	Timer RD PWM Mode Output Level Control Register 0	TRDPOCR0	11111000b
0146h	Timer RD Counter 0	TRD0	00h
0147h	7		00h
0148h	Timer RD General Register A0	TRDGRA0	FFh
0149h	7		FFh
014Ah	Timer RD General Register B0	TRDGRB0	FFh
014Bh			FFh
014Ch	Timer RD General Register C0	TRDGRC0	FFh
014Dh			FFh
014Eh	Timer RD General Register D0	TRDGRD0	FFh
014Fh			FFh
0150h	Timer RD Control Register 1	TRDCR1	00h
0151h	Timer RD I/O Control Register A1	TRDIORA1	10001000b
0152h	Timer RD I/O Control Register C1	TRDIORC1	10001000b
0153h	Timer RD Status Register 1	TRDSR1	11000000b
0154h	Timer RD Interrupt Enable Register 1	TRDIER1	11100000b
0155h	Timer RD PWM Mode Output Level Control Register 1	TRDPOCR1	11111000b
0156h	Timer RD Counter 1	TRD1	00h
0157h			00h
0158h	Timer RD General Register A1	TRDGRA1	FFh
0159h	T	T000004	FFh
015Ah	Timer RD General Register B1	TRDGRB1	FFh
015Bh	T 000 10 11 01	TDD0004	FFh
015Ch	Timer RD General Register C1	TRDGRC1	FFh
015Dh 015Eh	Times DD Conord Deviator D4	TDDCDD4	FFh FFh
015En	Timer RD General Register D1	TRDGRD1	
UISFII			FFh
01B0h	1	T	
01B0H			
01B1II			
01B3h	Flash Memory Control Register 4	FMR4	01000000b
01B3h		1 WILLY	31000000
01B5h	Flash Memory Control Register 1	FMR1	1000000Xb
01B6h	and the state of t		
01B7h	Flash Memory Control Register 0	FMR0	00000001b
01B8h	, , , , , , , , , , , , , , , , ,		
01B9h			
01BAh			
01BBh			
01BCh			
01BDh			
01BEh			
01BFh			
	•	•	•
FFFFh	Option Function Select Register	OFS	(Note 2)

X: Undefined

- The blank regions are reserved. Do not access locations in these regions.
 The OFS register cannot be changed by a program. Use a flash programmer to write to it.

Electrical Characteristics 5.

Table 5.1 **Absolute Maximum Ratings**

Symbol	Parameter	Condition	Rated value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
Vı	Input voltage		-0.3 to Vcc+0.3	V
Vo	Output voltage		-0.3 to Vcc+0.3	V
Pd	Power dissipation	-40°C ≤ Topr ≤ 85°C	300	mW
		85°C < Topr ≤ 125°C	125	mW
Topr	Operating ambient temperature		-40 to 85 (J version) / -40 to 125 (K version)	°C
Tstg	Storage temperature		-65 to 150	°C

Table 5.2 **Recommended Operating Conditions**

0	Demonstra		0 177		I India		
Symbol	Parameter	Parameter Conditions			Тур.	Max.	Unit
Vcc/AVcc	Supply voltage			2.7	-	5.5	V
Vss/AVcc	Supply voltage			-	0	_	V
ViH	Input "H" voltage			0.8Vcc	-	Vcc	V
VIL	Input "L" voltage			0	-	0.2Vcc	V
IOH(sum)	Peak sum output "H" current	Sum of all Pins IOH (peak)		=	=	-60	mA
IOH(peak)	Peak output "H" current			=	-	-10	mA
IOH(avg)	Average output "H" current			-	-	-5	mA
IOL(sum)	Peak sum output "L" currents	Sum of all Pins IOL (peak)		=	=	60	mA
IOL(peak)	Peak output "L" currents			-	-	10	mA
IOL(avg)	Average output "L" current			-	-	5	mA
f(XIN)	XIN clock input oscillation fr	equency	3.0 V ≤ Vcc ≤ 5.5 V -40°C ≤ Topr ≤ 85°C	0	=	20	MHz
			3.0 V ≤ Vcc ≤ 5.5 V -40°C ≤ Topr ≤ 125°C	0	=	16	MHz
			2.7 V ≤ Vcc < 3.0 V	0	-	10	MHz
_	System clock	OCD2 = 0 When XIN	3.0 V ≤ Vcc ≤ 5.5 V -40°C ≤ Topr ≤ 85°C	0	-	20	MHz
		clock is selected.	3.0 V ≤ Vcc ≤ 5.5 V -40°C ≤ Topr ≤ 125°C	0	=	16	MHz
			2.7 V ≤ Vcc < 3.0 V	0	-	10	MHz
		OCD2 = 1 When on-chip oscillator clock is selected.	FRA01 = 0 When low-speed on- chip oscillator clock is selected.	-	125	=	kHz
			FRA01 = 1 When high-speed on- chip oscillator clock is selected. 3.0 V ≤ Vcc ≤ 5.5 V -40°C ≤ Topr ≤ 85°C	-	=	20	MHz
			FRA01 = 1 When high-speed on- chip oscillator clock is selected.	-	-	10	MHz

- 1. Vcc = 2.7 to 5.5 V at Topr = -40 to 85° C (J version) / -40 to 125° C (K version), unless otherwise specified.
- 2. The average output current indicates the average value of current measured during 100 ms.






Figure 5.2 Time delay until Suspend

Table 5.6 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
	Farameter	Condition	Min.	Тур.	Max.	Offic
Vdet1	Voltage detection level ^(3, 4)		2.70	2.85	3.00	V
td(Vdet1-A)	Voltage monitor 1 reset generation time ⁽⁵⁾		-	40	200	μS
=	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	=	0.6	=	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽²⁾		-	=	100	μS
Vccmin	MCU operating voltage minimum value		2.70	-	-	V

NOTES:

- 1. The measurement condition is Vcc = 2.7 V to 5.5 V and Topr = -40°C to 85°C (J version) / -40°C to 125°C (K version).
- 2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.
- 3. Hold Vdet2 > Vdet1.
- 4. This parameter shows the voltage detection level when the power supply drops. The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V.
- 5. Time until the voltage monitor 1 reset is generated after the voltage passes V_{det1} when V_{CC} falls. When using the digital filter, its sampling time is added to t_d(V_{det1-A}). When using the voltage monitor 1 reset, maintain this time until V_{CC} = 2.0 V after the voltage passes V_{det1} when the power supply falls.

Table 5.7 Voltage Detection 2 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
	Faranteter	Condition	Min.	Тур.	Max.	Offic
Vdet2	Voltage detection level ⁽⁴⁾		3.3	3.6	3.9	V
td(Vdet2-A)	Voltage monitor 2 reset/interrupt request generation time ^(2, 5)		=	40	200	μS
=	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0V	_	0.6	_	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		=	=	100	μS

- 1. The measurement condition is Vcc = 2.7 V to 5.5 V and Topr = -40°C to 85°C (J version) / -40°C to 125°C (K version).
- 2. Time until the voltage monitor 2 reset/interrupt request is generated since the voltage passes Vdet2.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.
- 4. Hold Vdet2 > Vdet1.
- 5. When using the digital filter, its sampling time is added to td(Vdet2-A). When using the voltage monitor 2 reset, maintain this time until Vcc = 2.0 V after the voltage passes Vdet2 when the power supply falls.



Table 5.9 **High-Speed On-Chip Oscillator Circuit Electrical Characteristics**

Cymphol	Parameter	Condition	,	Unit		
Symbol		Condition	Min.	Тур.	Max.	Offic
fOCO40M	High-speed on-chip oscillator frequency temperature	Vcc = 4.75 V to 5.25 V,	39.2	40	40.8	MHz
	supply voltage dependence	$0^{\circ}C \leq Topr \leq 60^{\circ}C^{(2)}$				
		Vcc = 3.0 V to 5.25 V,	38.8	40	41.2	MHz
		-20 °C \leq Topr \leq 85°C(2)				
		Vcc = 3.0 V to 5.5 V,	38.4	40	41.6	MHz
		-40 °C \leq Topr \leq 85°C ⁽²⁾				
		Vcc = 3.0 V to 5.5 V,	38.0	40	42.0	MHz
		-40 °C \leq Topr \leq 125°C ⁽²⁾				
		Vcc = 2.7 V to 5.5 V,	37.6	40	42.4	MHz
		-40 °C \leq Topr \leq 125°C ⁽²⁾				
-	The value of the FRA1 register when the reset is		08h	40	F7h	-
	deasserted					
_	High-speed on-chip oscillator adjustment range	Adjust the FRA1 register to	_	+ 0.3	-	MHz
		-1 bit (the value when the				
		reset is deasserted)				
_	Oscillation stability time		_	10	100	μS
_	Self power consumption when high-speed on-chip oscillator oscillating	Vcc = 5.0 V, Topr = 25°C	=	600	=	μА

NOTES:

- 1. Vcc = 2.7 V to 5.5 V, Topr = -40 °C to 85 °C (J version) / -40 °C to 125 °C (K version), unless otherwise specified.
- 2. The standard value shows when the reset is deasserted for the FRA1 register.

Table 5.10 Low-Speed On-Chip Oscillator Circuit Electrical Characteristics

Svmbol	Parameter	Condition	,	Unit		
Symbol	Falantete	Condition	Min.	Тур.	Max.	Offic
fOCO-S	Low-speed on-chip oscillator frequency		40	125	250	kHz
_	Oscillation stability time		_	10	100	μS
-	Self power consumption when low-speed on-chip oscillator oscillating	Vcc = 5.0 V, Topr = 25°C	ı	15	II	μА

NOTE:

1. Vcc = 2.7 V to 5.5 V, Topr = -40°C to 85°C (J version) / -40°C to 125°C (K version), unless otherwise specified.

Table 5.11 Power Supply Circuit Timing Characteristics

Svmbol	Parameter	Condition	Ş	Unit		
Symbol	r alametel	Condition	Min.	Тур.	Max.	Offic
td(P-R)	Time for internal power supply stabilization during power-on ⁽²⁾		1	-	2000	μS
	power-one-					
td(R-S)	STOP exit time ⁽³⁾		-	-	150	μS

- 1. The measurement condition is Vcc = 2.7 to 5.5 V and Topr = -40°C to 85°C (J version) / -40°C to 125°C (K version), unless otherwise specified.
- 2. Waiting time until the internal power supply generation circuit stabilizes during power-on.
- 3. Time until CPU clock supply starts since the interrupt is acknowledged to exit stop mode.



Table 5.13 Timing Requirements of I²C Bus Interface⁽¹⁾

Cumbal	Parameter	Conditions		Unit		
Symbol	Parameter	Conditions	Min.	Min. Typ. Max.		Unit
tscl	SCL input cycle time		12tcyc + 600 ⁽²⁾	_	-	ns
tsclh	SCL input "H" width		3tcyc + 300 ⁽²⁾	-	-	ns
tscll	SCL input "L" width		5tcyc + 300 ⁽²⁾	_	-	ns
tsf	SCL, SDA input falling time		-	_	300	ns
tsp	SCL, SDA input spike pulse rejection time		=	-	1tcyc(2)	ns
tBUF	SDA input bus-free time		5tcyc(2)	-	=	ns
tstah	Start condition input hole time		3tcyc(2)	-	-	ns
tstas	Retransmit start condition input setup time		3tcyc(2)	-	-	ns
tstop	Stop condition input setup time		3tcyc(2)	-	-	ns
tsoas	Data input setup time		1tcyc + 20 ⁽²⁾	_	-	ns
tsdah	Data input hold time		0	-	-	ns

- 1. Vcc = 2.7 to 5.5 V, Vss = 0V at Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
 2. 1tcyc = 1/f1(s)




Figure 5.7 I/O Timing of I²C Bus Interface

Electrical Characteristics (1) [Vcc = 5 V] **Table 5.14**

Cumbal	Doro	meter	Condit	ion	St	Standard		
Symbol	Pala	meter	Condition		Min.	Тур.	Max.	Unit
Vон	Output "H" Voltage	Except XOUT	Iон = -5 mA		Vcc - 2.0	_	Vcc	V
			IOH = -200 μA		Vcc - 0.3	-	Vcc	V
		XOUT	Drive capacity HIGH	Iон = -1 mA	Vcc - 2.0	-	Vcc	V
			Drive capacity LOW	ΙΟΗ = -500 μΑ	Vcc - 2.0	1	Vcc	V
Vol	Output "L" Voltage	Except XOUT	IoL = 5 mA		-	-	2.0	V
			IoL = 200 μA		-	-	0.45	V
		XOUT	Drive capacity HIGH	IOL = 1 mA	=	=	2.0	V
			Drive capacity LOW	IOL = 500 μA	=	-	2.0	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, KIO, KI1, KI2, KI3, TRAIO, RXDO, RXD1, CLKO, SSI, SCL, SDA, SSO			0.1	0.5	=	V
		RESET			0.1	1.0	-	V
Іін	Input "H" current		VI = 5 V, Vcc = 5 V		=	_	5.0	μΑ
lıL	Input "L" current		VI = 0 V, Vcc = 5 V		_	-	-5.0	μΑ
RPULLUP	Pull-Up Resistance		VI = 0 V, Vcc = 5 V		30	50	167	kΩ
RfXIN	Feedback Resistance	XIN			-	1.0	-	ΜΩ
VRAM	RAM Hold Voltage	•	During stop mode		2.0	_	-	V

^{1.} Vcc = 4.2 to 5.5 V at Topr = -40 to 85°C (J version) / -40 to 125°C (K version), f(XIN) = 20 MHz, unless otherwise specified.


Electrical Characteristics (2) [Vcc = 5 V] **Table 5.15** (Topr = -40 to 85°C (J version) / -40 to 125°C (K version), Unless Otherwise Specified.)

Symbol Parameter		Condition			1154		
Symbol	Parameter		Condition	Min.	Тур.	Max.	Unit
Icc	Power supply current (Vcc = 3.3 to 5.5 V) In single-chip mode, the output pins are	High-clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	11.0	22.0	mA
	open and other pins are Vss		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	8.8	17.6	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	5.8	_	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8		5.0		mA
			XIN = 16MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	=	3.8	-	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2.8	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	=	5.8	11.6	mA
			XIN clock off High-speed on-chip oscillator on fOCO= 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	=	2.5	-	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 FMR47 = 1	=	143	286	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA20 = 0 VCA26 = VCA27 = 0	_	53	106	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA20 = 0 VCA26 = VCA27 = 0	_	38	76	μА
		Stop mode Topr = 25°C	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA26 = VCA27 = 0	=	0.8	3.0	μА
		Stop mode Topr = 85°C	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA26 = VCA27 = 0	_	1.2	-	μА
		Stop mode Topr = 125°C	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA26 = VCA27 = 0	_	4.0	-	μА

Table 5.18 Serial Interface

Symbol	Parameter		Standard		
Symbol	Falanetei	Min.	Max.	Unit	
tc(CK)	CLK0 input cycle time	200	=	ns	
tW(CKH)	CLK0 input "H" width	100	=	ns	
tW(CKL)	CLK0 input "L" width	100	=	ns	
td(C-Q)	TXDi output delay time	-	50	ns	
th(C-Q)	TXDi hold time	0	-	ns	
tsu(D-C)	RXDi input setup time	50	-	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0 or 1




Serial Interface Timing Diagram when Vcc = 5 V Figure 5.10

External Interrupt INTi (i = 0 to 3) Input **Table 5.19**

Symbol	Parameter	Standard		Unit	
Symbol	i didilietei		Max.	Offic	
tW(INH)	ĪNTi input "H" width	250 ⁽¹⁾	-	ns	
tW(INL)	INTi input "L" width	250 ⁽²⁾	1	ns	

- 1. When selecting the digital filter by the $\overline{\text{INTi}}$ input filter select bit, use the $\overline{\text{INTi}}$ input HIGH width to the greater value, either (1/digital filter clock frequency x 3) or the minimum value of standard.
- 2. When selecting the digital filter by the INTi input filter select bit, use the INTi input LOW width to the greater value, either (1/digital filter clock frequency x 3) or the minimum value of standard.



External Interrupt INTi Input Timing Diagram when Vcc = 5 V (i = 0 to 3) Figure 5.11

Table 5.24 Serial Interface

Cymbal	Parameter		Standard		
Symbol	r alametei	Min.	Max.	Unit	
tc(CK)	CLK0 input cycle time	300	=	ns	
tw(ckh)	CLK0 input "H" width	150	=	ns	
tW(CKL)	CLK0 input "L" width	150	=	ns	
td(C-Q)	TXDi output delay time	-	80	ns	
th(C-Q)	TXDi hold time	0	-	ns	
tsu(D-C)	RXDi input setup time	70	=	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0 or 1





Figure 5.14 Serial Interface Timing Diagram when Vcc = 3 V

External Interrupt INTi (i = 0 to 3) Input **Table 5.25**

Symbol	Parameter	Stan	Unit		
Symbol	Faianielei	Min.	Max.	Offic	
tW(INH)	ĪNTi input "H" width	380(1)	-	ns	
tw(INL)	INTi input "L" width	380(2)	1	ns	


- 1. When selecting the digital filter by the $\overline{\text{INTi}}$ input filter select bit, use the $\overline{\text{INTi}}$ input HIGH width to the greater value, either (1/digital filter clock frequency x 3) or the minimum value of standard.
- 2. When selecting the digital filter by the INTi input filter select bit, use the INTi input LOW width to the greater value, either (1/digital filter clock frequency x 3) or the minimum value of standard.



External Interrupt INTi Input Timing Diagram when Vcc = 3 V (i = 0 to 3) Figure 5.15

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.



REVISION HISTORY

R8C/20 Group, R8C/21 Group Datasheet

Pov	Doto		Description
Rev.	Date	Page	Summary
0.10	Mar 08, 2005	_	First Edition issued
0.20	Sep 29, 2005	_	Words standardized - Clock synchronous serial interface → Clock synchronous serial I/O - Chip-select clock synchronous interface(SSU) → Clock synchronous serial I/O with chip select - I ² C bus interface(IIC) → I ² C bus interface
		2, 3	Table1.1 R8C/20 Group Performance, Table1.2 R8C/21 Group Performance Serial Interface revised: - Clock Synchronous Serial Interface: 1 channel
		5, 6	Table 1.3 Product Information of R8C/20 Group, Table 1.4 Product Information of R8C/21 Group Date revised.
		7	Figure 1.4 Pin Assignment Pin name revised: - P3_5/SSCK(/SCL) \rightarrow P3_5/ SCL/SSCK - P3_4/SCS(/SDA) \rightarrow P3_4/ SDA /SCS - VSS \rightarrow VSS/AVSS - VCC \rightarrow VCC/AVCC - P1_5/RXD0/(TRAIO/INT1) \rightarrow P1_5/RXD0/(TRAIO)/(INT1) - P6_6/INT2/(TXD1) \rightarrow P6_6/INT2/TXD1 - P6_7/INT3/(RXD1) \rightarrow P6_7/INT3/RXD1 - NOTE2 added
		8	Table 1.5 Pin Description - Analog Power Supply Input: line added - I ² C Bus Interface (IIC) → I ² C Bus Interface - SSU → Clock Synchronous Serial I/O with Chip Select
		9	Table 1.6 Pin Name Information by Pin Number revised - Pin Number 1: (SCL) → SCL - Pin Number 2: (SDA) → SDA - Pin Number 9: VSS → VSS/AVSS - Pin Number 11: VCC → VCC/AVCC - Pin Number 26: (TXD1) → TXD1 - Pin Number 27: (RXD1) → RXD1
		15	Table 4.1 SFR Information (1) revised - 0013h: XXXXXX00b → 00h
		17	Table 4.3 SFR Information (3) revised - 00BCh: 0000X000b → 00h/0000X000b
		18	Table 4.4 SFR Information (4) revised - 00D6h: 00000XXXb → 00h - 00F5h: UART1 Function Select Register added
		19	Table 4.5 SFR Information (5) revised - 0104h: TRATR → TRA

R8C/20 Group, R8C/21 Group Datasheet

Rev.	Data		Description
rtev.	Date	Page	Summary
0.20	Sep 29, 2005	20	Table 4.6 SFR Information (6) revised - 0145h: POCR0 → TRDPOCR0 - 0146h, 0147h: TRDCNT0 → TRD0 - 0148h, 0149h: GRA0 → TRDGRA0 - 014Ah, 014Bh: GRB0 → TRDGRB0 - 014Ch, 014Dh: GRC0 → TRDGRC0 - 014Eh, 014Fh: GRD0 → TRDGRD0 - 0155h: POCR1 -> TRDPOCR1 - 0156h, 0157h: TRDCNT1 → TRD1 - 0158h, 0159h: GRA1 → TRDGRA1 - 015Ah, 015Bh: GRB1 → TRDGRB1 - 015Ch, 015Th: GRC1 → TRDGRC1 - 015Eh, 015Fh: GRD1 → TRDGRD1
		22	5. Electrical Characteristics added
1.00	Nov 15, 2006	All pages	"Preliminary" and "Under development" deleted
		2	Table 1.1 Functions and Specifications for R8C/20 Group revised. NOTE1 deleted.
		3	Table 1.2 Functions and Specifications for R8C/21 Group revised. NOTE1 deleted.
		5	Table 1.3 Product Information for R8C/20 Group; "R5F2120AJFP (D)", "R5F2120CJFP (D)", "R5F2120AKFP (D)", "R5F2120CKFP (D)", and NOTE added. Figure 1.2 Type Number, Memory Size, and Package of R8C/20 Group; "A: 96 KB" and "C: 128 KB" added.
		6	Table 1.4 Product Information for R8C/21 Group; "R5F2121AJFP (D)", "R5F2121CJFP (D)", "R5F2121AKFP (D)", "R5F2121CKFP (D)", and NOTE added. Figure 1.3 Type Number, Memory Size, and Package of R8C/21 Group; "A: 96 KB" and "C: 128 KB" added.
		13	Figure 3.1 Memory Map of R8C/20 Group revised.
		14	Figure 3.2 Memory Map of R8C/21 Group revised.
		15	Table 4.1 SFR Information (1) ⁽¹⁾ ; NOTE8; "The CSPROINI bit in the OFS register is set to 0." \rightarrow "The CSPROINI bit in the OFS register is 0." revised.
		21	Table 5.1 Absolute Maximum Ratings; Power dissipation revised. Table 5.2 Recommended Operating Conditions; System clock revised.
		26	Table 5.8 Voltage Monitor 1 Reset Circuit Electrical Characteristics → Table 5.8 Power-on Reset Circuit, Voltage Monitor 1 Reset Circuit Electrical Characteristics ⁽¹⁾ replaced. Table 5.8 revised. NOTE3 added. Table 5.9 Power-on Reset Circuit Electrical Characteristics deleted. Figure 5.3 Power-on Reset Circuit Electrical Characteristics revised.
		27	Table 5.10 High-Speed On-Chip Oscillator Circuit Electrical Characteristics → Table 5.9 High-Speed On-Chip Oscillator Circuit Electrical Characteristics revised.

Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes:

 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warrantes or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property girbs to any other rights of representations with respect to the information in this document in this document of the purpose of the respect to the information in this document in the product data, diagrams, charts, programs, algorithms, and application circuit examples.

 3. You should not use the products of the technology described in this document for the purpose of military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations, and procedures required to change without any plan protein. Before purchasing or using any Renesas products listed in this document, in the such procedure in the procedure of the development of the development of the development of the procedure of the development of the de



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510