

#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	MIPS32
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	266MHz
Co-Processors/DSP	-
RAM Controllers	DDR
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (1)
SATA	-
USB	-
Voltage - I/O	3.3V
Operating Temperature	0°C ~ 70°C (TA)
Security Features	-
Package / Case	256-LBGA
Supplier Device Package	256-CABGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/79rc32h434-266bc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### Memory and Peripheral Device Controller

- Provides "glueless" interface to standard SRAM, Flash, ROM, dual-port memory, and peripheral devices
- Demultiplexed address and data buses: 8-bit data bus, 26-bit address bus, 4 chip selects, control for external data bus buffers
  - Automatic byte gathering and scattering
- Flexible protocol configuration parameters: programmable number of wait states (0 to 63), programmable postread/postwrite delay (0 to 31), supports external wait state generation, supports Intel and Motorola style peripherals
- Write protect capability per chip select
- Programmable bus transaction timer generates warm reset when counter expires
- Supports up to 64 MB of memory per chip select
- DMA Controller
- 6 DMA channels: two channels for PCI (PCI to Memory and Memory to PCI), two channels for the Ethernet interface, and two channels for memory to memory DMA operations
- Provides flexible descriptor based operation
- Supports unaligned transfers (i.e., source or destination address may be on any byte boundary) with arbitrary byte length
- Universal Asynchronous Receiver Transmitter (UART)
  - Compatible with the 16550 and 16450 UARTs
- 16-byte transmit and receive buffers
- Programmable baud rate generator derived from the system clock
- Fully programmable serial characteristics:
  - 5, 6, 7, or 8 bit characters
  - Even, odd or no parity bit generation and detection
  - 1, 1-1/2 or 2 stop bit generation
  - Line break generation and detection
- False start bit detection
- Internal loopback mode
- I<sup>2</sup>C-Bus
  - Supports standard 100 Kbps mode as well as 400 Kbps fast mode
  - Supports 7-bit and 10-bit addressing
  - Supports four modes: master transmitter, master receiver, slave transmitter, slave receiver
- Additional General Purpose Peripherals
  - Interrupt controller
  - System integrity functions
  - General purpose I/O controller
  - Serial peripheral interface (SPI)
- Counter/Timers
  - Three general purpose 32-bit counter timers
- Timers may be cascaded
- Selectable counter/timer clock source
- JTAG Interface
- Compatible with IEEE Std. 1149.1 1990

## **CPU Execution Core**

The 32-bit CPU core is 100% compatible with the MIPS32 instruction set architecture (ISA). Specifically, this device features the 4Kc CPU core developed by MIPS Technologies Inc. (www.mips.com). This core issues a single instruction per cycle, includes a five stage pipeline and is optimized for applications that require integer arithmetic.

The CPU core includes 8 KB instruction and 8 KB data caches. Both caches are 4-way set associative and can be locked on a per line basis, which allows the programmer control over this precious on-chip memory resource. The core also features a memory management unit (MMU). The CPU core also incorporates an enhanced joint test access group (EJTAG) interface that is used to interface to in-circuit emulator tools, providing access to internal registers and enabling the part to be controlled externally, simplifying the system debug process.

The use of this core allows IDT's customers to leverage the broad range of software and development tools available for the MIPS architecture, including operating systems, compilers, and in-circuit emulators.

## PCI Interface

The PCI interface on the RC32434 is compatible with version 2.2 of the PCI specification. An on-chip arbiter supports up to six external bus masters, supporting both fixed priority and rotating priority arbitration schemes. The part can support both satellite and host PCI configurations, enabling the RC32434 to act as a slave controller for a PCI add-in card application or as the primary PCI controller in the system. The PCI interface can be operated synchronously or asynchronously to the other I/O interfaces on the RC32434 device.

## **Ethernet Interface**

The RC32434 has one Ethernet Channel supporting 10Mbps and 100Mbps speeds to provide a standard media independent interface (MII or RMII), allowing a wide range of external devices to be connected efficiently.

## Double Data Rate Memory Controller

The RC32434 incorporates a high performance double data rate (DDR) memory controller which supports x16 memory configurations up to 256MB. This module provides all of the signals required to interface to discrete memory devices, including a chip select, differential clocking outputs and data strobes.

## Memory and I/O Controller

The RC32434 uses a dedicated local memory/IO controller including a de-multiplexed 8-bit data and 26-bit address bus. It includes all of the signals required to interface directly to a maximum of four Intel or Motorola-style external peripherals.

#### DMA Controller

The DMA controller consists of 6 independent DMA channels, all of which operate in exactly the same manner. The DMA controller off-loads the CPU core from moving data among the on-chip interfaces, external peripherals, and memory. The controller supports scatter/gather DMA with no alignment restrictions, making it appropriate for communications and graphics systems.

## **UART Interface**

The RC32434 contains a serial channel (UART) that is compatible with the industry standard 16550 UART.

## I<sup>2</sup>C Interface

The standard I2C interface allows the RC32434 to connect to a number of standard external peripherals for a more complete system solution. The RC32434 supports both master and slave operations.

## General Purpose I/O Controller

The RC32434 has 14 general purpose input/output pins. Each pin may be used as an active high or active low level interrupt or non-maskable interrupt input, and each signal may be used as a bit input or output port.

## System Integrity Functions

The RC32434 contains a programmable watchdog timer that generates a non-maskable interrupt (NMI) when the counter expires and also contains an address space monitor that reports errors in response to accesses to undecoded address regions.

## **Thermal Considerations**

The RC32434 is guaranteed in an ambient temperature range of  $0^{\circ}$  to +70° C for commercial temperature devices and - 40° to +85° for industrial temperature devices.

## **Revision History**

November 3, 2003: Initial publication. Preliminary Information.

**December 15, 2003**: Final version. In Table 7, changed maximum value for Tskew in 266MHz category and changed values for Tdo in all speed grades for signals DDRADDR, etc. In Table 8, changed minimum values in all speed grades for all Tdo signals and for Tsu and Tzd in MDATA[7:0]. In Table 16, added reference to Power Considerations document. In Table 17, added 2 rows under PCI and Notes 1 and 2.

**January 5, 2004**: In Table 19, Pin F6 was changed from Vcc I/O to Vss. In Table 23, pin F6 was deleted from the Vcc I/O row and added to the Vss row.

January 27, 2004: In Table 3, revised description for MADDR[3:0] and changed 4096 cycles to 4000 for MADDR[7]. (Note: MADDR was incorrectly labeled as MDATA in previous data sheet.)

March 29, 2004: Added Standby mode to Table 16, Power Consumption.

**April 19, 2004**: Added the I<sup>2</sup>C feature. In Table 20, pin L1 becomes SDA and pin L2 becomes SCL.

**May 25, 2004**: In Table 9, signals MIIRXCLK and MIITXCLK, the Min and Max values for Thigh/Tlow\_9c were changed to 140 and 260 respectively and the Min and Max values for Thigh/Tlow\_9d were changed to 14.0 and 26.0 respectively.

**December 8, 2005**: In Table 18, corrected error for Capacitance Max value from 8.0 to 10.5.

January 19, 2006: Removed all references to NVRAM.

Signal	Туре	Name/Description
EJTAG_TMS	Ι	<b>EJTAG Mode</b> . The value on this signal controls the test mode select of the EJTAG Controller. When using the JTAG boundary scan, this pin should be left disconnected (since there is an internal pull-up) or driven high.
JTAG_TRST_N	I	JTAG Reset. This active low signal asynchronously resets the boundary scan logic, JTAG TAP Controller, and the EJTAG Debug TAP Controller. An external pull-up on the board is recommended to meet the JTAG specification in cases where the tester can access this signal. However, for systems running in func- tional mode, one of the following should occur: 1) actively drive this signal low with control logic 2) statically drive this signal low with an external pull-down on the board 3) clock JTAG_TCK while holding EJTAG_TMS and/or JTAG_TMS high.
JTAG_TCK	I	JTAG Clock. This is an input test clock used to clock the shifting of data into or out of the boundary scan logic, JTAG Controller, or the EJTAG Controller. JTAG_TCK is independent of the system and the processor clock with a nominal 50% duty cycle.
JTAG_TDO	0	<b>JTAG Data Output</b> . This is the serial data shifted out from the boundary scan logic, JTAG Controller, or the EJTAG Controller. When no data is being shifted out, this signal is tri-stated.
JTAG_TDI	Ι	<b>JTAG Data Input</b> . This is the serial data input to the boundary scan logic, JTAG Controller, or the EJTAG Controller.
System		
CLK	I	<b>Master Clock</b> . This is the master clock input. The processor frequency is a mul- tiple of this clock frequency. This clock is used as the system clock for all mem- ory and peripheral bus operations.
EXTBCV	I	<b>Load External Boot Configuration Vector.</b> When this pin is asserted (i.e., high) the boot configuration vector is loaded from an externally supplied value during a cold reset.
EXTCLK	0	<b>External Clock.</b> This clock is used for all memory and peripheral bus operations.
COLDRSTN	Ι	<b>Cold Reset.</b> The assertion of this signal initiates a cold reset. This causes the processor state to be initialized, boot configuration to be loaded, and the internal PLL to lock onto the master clock (CLK).
RSTN	I/O	<b>Reset</b> . The assertion of this bidirectional signal initiates a warm reset. This signal is asserted by the RC32434 during a warm reset.

Table 1 Pin Description (Part 6 of 6)

## **Pin Characteristics**

**Note:** Some input pads of the RC32434 do not contain internal pull-ups or pull-downs. Unused inputs should be tied off to appropriate levels. This is especially critical for unused control signal inputs (such as WAITACKN) which, if left floating, could adversely affect the RC32434's operation. Also, any input pin left floating can cause a slight increase in power consumption.

Function	Pin Name	Туре	Buffer	І/О Туре	Internal Resistor	Notes <sup>1</sup>
Ethernet Interfaces	MIICL	1	LVTTL	STI	pull-down	
	MIICRS	I	LVTTL	STI	pull-down	
	MIIRXCLK	I	LVTTL	STI	pull-up	
	MIIRXD[3:0]	I	LVTTL	STI	pull-up	
	MIIRXDV	I	LVTTL	STI	pull-down	
	MIRXER	I	LVTTL	STI	pull-down	
	MIITXCLK	I	LVTTL	STI	pull-up	
	MIITXD[3:0]	0	LVTTL	Low Drive		
	MIITXENP	0	LVTTL	Low Drive		
	MIITXER	0	LVTTL	Low Drive		
	MIIMDC	0	LVTTL	Low Drive		
	MIIMDIO	I/O	LVTTL	Low Drive	pull-up	
EJTAG / JTAG	JTAG_TMS	I	LVTTL	STI	pull-up	
	EJTAG_TMS	I	LVTTL	STI	pull-up	
	JTAG_TRST_N	I	LVTTL	STI	pull-up	
	JTAG_TCK	I	LVTTL	STI	pull-up	
	JTAG_TDO	0	LVTTL	Low Drive		
	JTAG_TDI	I	LVTTL	STI	pull-up	
System	CLK	I	LVTTL	STI		
	EXTBCV	I	LVTTL	STI	pull-down	
	EXTCLK	0	LVTTL	High Drive		
	COLDRSTN	I	LVTTL	STI		
	RSTN	I/O	LVTTL	Low Drive / STI	pull-up	pull-up on board

## Table 2 Pin Characteristics (Part 2 of 2)

<sup>1.</sup> External pull-up required in most system applications. Some applications may require additional pull-ups not identified in this table.

<sup>2.</sup> Use a 2.2K pull-up resistor for I2C pins.

# **Boot Configuration Vector**

The encoding of the boot configuration vector is described in Table 3, and the vector input is illustrated in Figure 4. The value of the boot configuration vector read in by the RC32434 during a cold reset may be determined by reading the Boot Configuration Vector (BCV) Register.

Signal	Name/Description
MADDR[3:0]	CPU Pipeline Clock Multiplier. This field specifies the value by which the PLL multiplies the master clock input (CLK) to obtain the processor clock frequency (PCLK). For master clock input frequency constraints, refer to Table 3.2 in the RC32434 User Manual.         0x0 - PLL Bypass         0x1 - Multiply by 3         0x2 - Multiply by 4         0x3 - Multiply by 5 - Reserved         0x5 - Multiply by 6 - Reserved         0x6 - Multiply by 8         0x7 - Multiply by 10         0x8 - Multiply by 10         0x9 through 0xF - Reserved
MADDR[5:4]	External Clock Divider. This field specifies the value by which the IPBus clock (ICLK), which is always 1/2 PCLK, is divided in order to generate the external clock output on the EXTCLK pin. 0x0 - Divide by 1 0x1 - Divide by 2 0x2 - Divide by 4 0x3 - reserved
MADDR[6]	Endian. This bit specifies the endianness. 0x0 - little endian 0x1 - big endian
MADDR[7]	Reset Mode. This bit specifies the length of time the RSTN signal is driven.0x0 - Normal reset: RSTN driven for minimum of 4000 clock cycles. If the internal bootconfiguration vector is selected, the expiration of an 18-bit counter operating at themaster clock input (CLK) frequency is used as the PLL stabilization delay.0x1 - Reserved
MADDR[10:8]	<ul> <li>PCI Mode. This bit controls the operating mode of the PCI bus interface. The initial value of the EN bit in the PCIC register is determined by the PCI mode.</li> <li>0x0 - Disabled (EN initial value is zero)</li> <li>0x1 - PCI satellite mode with PCI target not ready (EN initial value is one)</li> <li>0x2 - PCI satellite mode with suspended CPU execution (EN initial value is one)</li> <li>0x3 - PCI host mode with external arbiter (EN initial value is zero)</li> <li>0x4 - PCI host mode with internal arbiter using fixed priority arbitration algorithm (EN initial value is zero)</li> <li>0x5 - PCI host mode with internal arbiter using round robin arbitration algorithm (EN initial value is zero)</li> <li>0x6 - reserved</li> <li>0x7 - reserved</li> </ul>


Table 3 Boot Configuration Encoding (Part 1 of 2)

Signal	Name/Description
MADDR[11]	<b>Disable Watchdog Timer</b> . When this bit is set, the watchdog timer is disabled follow- ing a cold reset. 0x0 - Watchdog timer enabled 0x1 - Watchdog timer disabled
MADDR[13:12]	Reserved. These pins must be driven low during boot configuration.
MADDR[15:14]	Reserved. Must be set to zero.

 Table 3 Boot Configuration Encoding (Part 2 of 2)

# AC Timing Definitions

Below are examples of the AC timing characteristics used throughout this document.



#### Figure 2 AC Timing Definitions Waveform

Symbol	Definition
Tper	Clock period.
Tlow	Clock low. Amount of time the clock is low in one clock period.
Thigh	Clock high. Amount of time the clock is high in one clock period.
Trise	Rise time. Low to high transition time.
Tfall	Fall time. High to low transition time.
Tjitter	Jitter. Amount of time the reference clock (or signal) edge can vary on either the rising or falling edges.
Tdo	Data out. Amount of time after the reference clock edge that the output will become valid. The minimum time represents the data output hold. The maximum time represents the earliest time the designer can use the data.
Tzd	Z state to data valid. Amount of time after the reference clock edge that the tri-stated output takes to become valid.
Tdz	Data valid to Z state. Amount of time after the reference clock edge that the valid output takes to become tri-stated.
Tsu	Input set-up. Amount of time before the reference clock edge that the input must be valid.
Thld	Input hold. Amount of time after the reference clock edge that the input must remain valid.
Трw	Pulse width. Amount of time the input or output is active for asynchronous signals.
Tslew	Slew rate. The rise or fall rate for a signal to go from a high to low, or low to high.
X(clock)	Timing value. This notation represents a value of 'X' multiplied by the clock time period of the specified clock. Using 5(CLK) as an example: $X = 5$ and the oscillator clock (CLK) = 25MHz, then the timing value is 200.
Tskew	Skew. The amount of time two signal edges deviate from one another.

 Table 4 AC Timing Definitions

## System Clock Parameters

(Values based on systems running at recommended supply voltages and operating temperatures, as shown in Tables 15 and 16.)

Parameter	Symbol	Reference	266	MHz	300	MHz	350	MHz	400	MHz	Units	Timing Diagram
		Edge	Min	Мах	Min	Max	Min	Max	Min	Max	Onits	Reference
PCLK <sup>1</sup>	Frequency	none	200	266	200	300	200	350	200	400	MHz	See Figure 3.
	Tper		3.8	5.0	3.3	5.0	2.85	5.0	2.5	5.0	ns	
ICLK <sup>2,3,4</sup>	Frequency	none	100	133	100	150	100	175	100	200	MHz	
	Tper		7.5	10.0	6.7	10.0	5.7	10.0	5.0	10.0	ns	
CLK <sup>5</sup>	Frequency	none	25	125	25	125	25	125	25	125	MHz	
	Tper_5a		8.0	40.0	8.0	40.0	8.0	40.0	8.0	40.0	ns	
	Thigh_5a, Tlow_5a		40	60	40	60	40	60	40	60	% of Tper_5a	
	Trise_5a, Tfall_5a		_	3.0	_	3.0	_	3.0	_	3.0	ns	
	Tjitter_5a		_	0.1	_	0.1	—	0.1	—	0.1	ns	

#### Table 5 Clock Parameters

<sup>1.</sup> The CPU pipeline clock (PCLK) speed is selected during cold reset by the boot configuration vector (see Table 3). Refer to Chapter 3, Clocking and Initialization, in the RC32434 User Reference Manual for the allowable frequency ranges of CLK and PCLK.

<sup>2.</sup> ICLK is the internal IPBus clock. It is always equal to PCLK divided by 2. This clock cannot be sampled externally.

<sup>3.</sup> The ethernet clock (MIIxRXCLK and MIIxTXCLK) frequency must be equal to or less than 1/2 ICLK (MIIxRXCLK and MIIxTXCLK <= 1/2(ICLK)).

<sup>4.</sup> PCICLK must be equal to or less than two times ICLK (PCICLK <= 2(ICLK)) with a maximum PCICLK of 66 MHz.

<sup>5.</sup> The input clock (CLK) is input from the external oscillator to the internal PLL.




Figure 3 Clock Parameters Waveform




Figure 4 COLD Reset Operation with External Boot Configuration Vector AC Timing Waveform

**Note:** For a diagram showing the COLD Reset Operation with Internal Boot Configuration Vector, see Figure 3.6 in the RC32434 User Reference Manual.




Figure 5 Externally Initiated Warm Reset AC Timing Waveform

Signal	Symbol	Reference	266	MHz	300	300MHz		MHz	400	MHz	Unit	Timing Diagram
Signal S	Symbol	Edge	Min	Max	Min	Max	Min	Max	Min	Max	Onit	Reference
Memory Bus - DI	Memory Bus - DDR Access											
DDRDATA[15:0]	Tskew_7g	DDRDQSx	0	0.9	0	0.8 <sup>1</sup>	0	0.7	0.0	0.6	ns	See Figures 6
	Tdo_7k <sup>2</sup>		1.2	1.9	1.0	1.7	0.7	1.5	0.5	1.4	ns	and 7.
DDRDM[1:0]	Tdo_7I	DDRDQSx	1.2	1.9	1.0	1.7	0.7	1.5	0.5	1.4	ns	
DDRDQS[1:0]	Tdo_7i	DDRCKP	-0.75	0.75	-0.75	0.75	-0.7	0.7	-0.7	0.7	ns	
DDRADDR[13:0], DDRBA[1:0], DDRCASN, DDRCKE, DDRCSN, DDRRASN, DDRWEN	Tdo_7m	DDRCKP	1.0	4.0	1.0	4.3	1.0	4.0	1.0	4.0	ns	

#### Table 7 DDR SDRAM Timing Characteristics

<sup>1.</sup> Meets DDR timing requirements for 150MHz clock rate DDR SDRAMs with 300 ps remaining margin to compensate for PCB propagation mismatches, which is adequate to guarantee functional timing, provided the RC32434 DDR layout guidelines are adhered to.

<sup>2.</sup> Setup times are calculated as applicable clock period - Tdo max. For example, if the DDR is running at 266MHz, it uses a 133MHz input clock. The period for a 133MHz clock is 7.5ns. If the Tdo max value is 4.6ns, the T<sub>IS</sub> parameter is 7.5ns minus 4.6ns = 2.9ns. The DDR spec for this parameter is 1.9ns of slack left over for board propagation. Calculations for T<sub>DS</sub> are similar, but since this parameter is taken relative to the DDRDQS signals, which are referenced on both edges, the effective period with a 133MHz input clock is only 3.75ns. So, if the max Tdo is 1.9ns, we have 3.75ns minus 1.9ns = 1.85ns for T<sub>DS</sub>. The DDR data sheet specs a value of 0.5ns for 266MHz, so this leaves 1.35ns slack for board propagation delays.




Figure 10 Ethernet AC Timing Waveform

Cianal	Cumple of	Reference	266	MHz	300	MHz	350	MHz	400	MHz	1.1	Condi-	Timing
Signal	Symbol	Edge	Min	Мах	Min	Мах	Min	Max	Min	Мах	Unit	tions	Diagram Reference
PCI <sup>1</sup>											•		1
PCICLK <sup>2</sup>	Tper_10a	none	15.0	30.0	15.0	30.0	15.0	30.0	15.0	30.0	ns	66 MHz PCI	See Figure 11.
	Thigh_10a, Tlow_10a		6.0	_	6.0	_	6.0	_	6.0	_	ns		
	Tslew_10a		1.5	4.0	1.5	4.0	1.5	4.0	1.5	4.0	V/ns		
PCIAD[31:0],	Tsu_10b	PCICLK rising	3.0	—	3.0	—	3.0	—	3.0	—	ns		
PCIBEN[3:0], PCIDEVSELN,	Thld_10b	-	0	—	0	—	0	—	0	—	ns		
PCIFRA-	Tdo_10b		2.0	6.0	2.0	6.0	2.0	6.0	2.0	6.0	ns		
MEN,PCIIR- DYN,	Tdz_10b <sup>3</sup>		—	14.0	—	14.0	—	14.0	—	14.0	ns		
PCILOCKN, PCIPAR, PCI- PERRN, PCIS- TOPN, PCITRDY	Tzd_10b <sup>3</sup>		2.0	_	2.0	_	2.0	_	2.0	_	ns		
PCIGNTN[3:0],	Tsu_10c	PCICLK rising	5.0	—	5.0	_	5.0	_	5.0	_	ns		
PCIREQN[3:0]	Thld_10c		0	-	0	-	0	_	0	-	ns		
	Tdo_10c		2.0	6.0	2.0	6.0	2.0	6.0	2.0	6.0	ns		
PCIRSTN (out- put) <sup>4</sup>	Tpw_10d <sup>3</sup>	None	4000 (CLK)	—	4000 (CLK)	—	4000 (CLK)	—	4000 (CLK)	—	ns		See Figures 15 and 16
PCIRSTN	Tpw_10e <sup>3</sup>	None	2(CLK)	—	2(CLK)	—	2(CLK)	_	2(CLK)	—	ns		
(input) <sup>4,5</sup>	Tdz_10e <sup>3</sup>	PCIRSTN falling	6(CLK)	_	6(CLK)	_	6(CLK)	_	6(CLK)	_	ns		
PCISERRN <sup>6</sup>	Tsu_10f	PCICLK rising	3.0	—	3.0	—	3.0	—	3.0	—	ns		See Figure 11
	Thld_10f		0	—	0	—	0	—	0	—	ns		
	Tdo_10f		2.0	6.0	2.0	6.0	2.0	6.0	2.0	6.0	ns		
PCIMUINTN <sup>6</sup>	Tdo_10g	PCICLK rising	4.7	11.1	4.7	11.1	4.7	11.1	4.7	11.1	ns		

## Table 10 PCI AC Timing Characteristics

 $^{1\cdot}$  This PCI interface conforms to the PCI Local Bus Specification, Rev 2.2.

<sup>2.</sup> PCICLK must be equal to or less than two times ICLK (PCICLK <= 2(ICLK)) with a maximum PCICLK of 66 MHz.

 $^{\mbox{3.}}$  The values for this symbol were determined by calculation, not by testing.

 $^{\rm 4.}$  PCIRSTN is an output in host mode and an input in satellite mode.


<sup>5.</sup> To meet the PCI delay specification from reset asserted to outputs floating, the PCI reset should be logically combined with the COLDRSTN input, instead of input on PCIRSTN.

<sup>6.</sup> PCISERRN and PCIMUINTN use open collector I/O types.

Signal	Sumbol	Reference Edge	266MHz		300MHz		350MHz		400MHz		Unit	Conditions	Timing Diagram
	Symbol		Min	Мах	Min	Max	Min	Мах	Min	Max	Unit	Conditions	Reference
Start or repeated start	Tsu_12c	SDA falling	0.6	—	0.6	—	0.6	_	0.6	_	μs	400 KHz	See Figure 14.
condition	Thld_12c		0.6	—	0.6	_	0.6		0.6	_	μs		
Stop condition	Tsu_12d	SDA rising	0.6	—	0.6	—	0.6	_	0.6	_	μs		
Bus free time between a stop and start condi- tion	Tdelay_12e		1.3	_	1.3		1.3	_	1.3		μs		

Table 11 I<sup>2</sup>C AC Timing Characteristics (Part 2 of 2)

 $^{1.}$  For more information, see the  $I^{2}C\mbox{-Bus}$  specification by Philips Semiconductor.




### Figure 14 I2C AC Timing Waveform

Signal Symbol	Reference	266MHz		300MHz		350MHz		400MHz		Unit	Condi-	Timing Diagram	
	Symbol	Edge	Min	Max	Min	Max	Min	Max	Min	Мах	Unit	tions	Reference
GPIO													
GPIO[13:0]	Tpw_13b <sup>1</sup>	None	2(ICLK)	—	2(ICLK)	_	2(ICLK)	_	2(ICLK)	—	ns		See Figure 15.

Table 12 GPIO AC Timing Characteristics

<sup>1.</sup> The values for this symbol were determined by calculation, not by testing.

۱





#### Using the EJTAG Probe

In Figure 20, the pull-up resistors for JTAG\_TDO and RST\*, the pull-down resistor for JTAG\_TRST\_N, and the series resistor for JTAG\_TDO must be adjusted to the specific design. However, the recommended pull-up/down resistor is 1.0 k $\Omega$  because a low value reduces crosstalk on the cable to the connector, allowing higher JTAG\_TCK frequencies. A typical value for the series resistor is 33  $\Omega$ . Recommended resistor values have ± 5% tolerance.

If a probe is used, the pull-up resistor on JTAG\_TDO must ensure that the JTAG\_TDO level is high when no probe is connected and the JTAG\_TDO output is tri-stated. This requirement allows reliable connection of the probe if it is hooked-up when the power is already on (hot plug). The pull-up resistor value of around 47 k $\Omega$  should be sufficient. Optional diodes to protect against overshoot and undershoot voltage can be added on the signals of the chip with EJTAG.

If a probe is used, the RST\* signal must have a pull-up resistor because it is controlled by an open-collector (OC) driver in the probe, and thus is actively pulled low only. The pull-up resistor is responsible for the high value when not driven by the probe of 25pF. The input on the target system reset circuit must be able to accept the rise time when the pull-up resistor charges the capacitance to a high logical level. Vcc I/O must connect to a voltage reference that drops rapidly to below 0.5V when the target system loses power, even with a capacitive load of 25pF. The probe can thus detect the lost power condition.

For additional information on EJTAG, refer to Chapter 17 of the RC32434 User Reference Manual.

## Phase-Locked Loop (PLL)

The phase-locked loop (PLL) multiplies the external oscillator input (pin CLK) according to the parameter provided by the boot configuration vector to create the processor clock (PCLK). Inherently, PLL circuits are only capable of generating clock frequencies within a limited range.

### PLL Filters

It is recommended that the system designer provide a filter network of passive components for the PLL analog and digital power supplies. The PLL circuit power and PLL circuit ground should be isolated from power and ground with a filter circuit such as the one shown in Figure 21. Because the optimum values for the filter components depend upon the application and the system noise environment, these values should be considered as starting points for further experimentation within your specific application.




Figure 21 PLL Filter Circuit for Noisy Environments

# Recommended Operating Supply Voltages

Symbol	Parameter	Minimum	Typical	Maximum	Unit
V <sub>ss</sub>	Common ground	0	0	0	V
V <sub>ss</sub> PLL	PLL ground				
V <sub>cc</sub> I/O	I/O supply except for SSTL_2 <sup>1</sup>	3.135	3.3	3.465	V
V <sub>cc</sub> SI/O (DDR)	I/O supply for SSTL_2 <sup>1</sup>	2.375	2.5	2.625	V
V <sub>cc</sub> PLL	PLL supply (digital)	1.1	1.2	1.3	V
V <sub>cc</sub> APLL	PLL supply (analog)	3.135	3.3	3.465	V
V <sub>cc</sub> Core	Internal logic supply	1.1	1.2	1.3	V
DDRVREF <sup>2</sup>	SSTL_2 input reference voltage	0.5(VccSI/O)	0.5(VccSI/O)	0.5(VccSI/O)	V
V <sub>TT</sub> <sup>3</sup>	SSTL_2 termination voltage	DDRVREF - 0.04	DDRVREF	DDRVREF + 0.04	V

Table 15 RC32434 Operating Voltages

 $^{\rm 1.}\,{\rm SSTL}\_2$  I/Os are used to connect to DDR SDRAM.

 $^{2}$  Peak-to-peak AC noise on DDRVREF may not exceed  $\pm$  2% DDRVREF (DC).

 $^{3.}$  V\_{TT} of the SSTL\_2 transmitting device must track DDRVREF of the receiving device.

## **Recommended Operating Temperatures**

Grade	Temperature
Commercial	0°C to +70°C Ambient
Industrial	-40°C to +85°C Ambient

### Table 16 RC32434 Operating Temperatures

# **Capacitive Load Deration**

Refer to the 79RC32434 IBIS Model on the IDT web site (www.idt.com).

# AC Test Conditions




Figure 23 AC Test Conditions

# Absolute Maximum Ratings

Symbol	Parameter	Min <sup>1</sup>	Max <sup>1</sup>	Unit
V <sub>cc</sub> I/O	I/O supply except for SSTL_2 <sup>2</sup>	-0.6	4.0	V
V <sub>CC</sub> SI/O (DDR)	I/O supply for SSTL_2 <sup>2</sup>	-0.6	4.0	V
V <sub>cc</sub> Core	Core Supply Voltage	-0.6	2.0	V
V <sub>CC</sub> PLL	PLL supply (digital)	-0.6	2.0	V
V <sub>CC</sub> APLL	PLL supply (analog)	-0.6	4.0	V
VinI/O	I/O Input Voltage except for SSTL_2	-0.6	V <sub>cc</sub> I/O+ 0.5	V
VinSI/O	I/O Input Voltage for SSTL_2	-0.6	V <sub>cc</sub> SI/O+ 0.5	V
T <sub>a</sub> Industrial	Ambient Operating Temperature	-40	+85	°C
T <sub>a</sub> Commercial	Ambient Operating Temperature	0	+70	°C
Ts	Storage Temperature	-40	+125	°C

### Table 19 Absolute Maximum Ratings

<sup>1.</sup> Functional and tested operating conditions are given in Table 15. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.

<sup>2.</sup> SSTL\_2 I/Os are used to connect to DDR SDRAM.

Signal Name	I/О Туре	Location	Signal Category
DDRDATA[15]	I/O	H13	DDR Bus
DDRDM[0]	0	F15	
DDRDM[1]	0	G13	
DDRDQS[0]	I/O	J16	
DDRDQS[1]	I/O	G14	
DDRRASN	0	M13	
DDRVREF	I	J14	
DDRWEN	0	L14	
EJTAG_TMS	I	J4	JTAG / EJTAG
EXTBCV	I	D11	System
EXTCLK	0	C1	
GPIO[0]	I/O	H3	General Purpose Input/Output
GPIO[1]	I/O	H4	
GPIO[2]	I/O	J3	
GPIO[3]	I/O	J1	
GPIO[4]	I/O	A8	
GPIO[5]	I/O	B8	
GPIO[6]	I/O	C7	
GPIO[7]	I/O	A7	
GPIO[8]	I/O	L3	
GPIO[9]	I/O	M4	
GPIO[10]	I/O	P3	
GPIO[11]	I/O	M3	
GPIO[12]	I/O	M1	1
GPIO[13]	I/O	T2	1
JTAG_TCK	Ι	J2	JTAG / EJTAG
JTAG_TDI	Ι	A12	1
JTAG_TDO	0	K1	1
JTAG_TMS	Ι	C11	1
JTAG_TRSTN	Ι	D12	1

Table 24 RC32434 Alphabetical Signal List (Part 3 of 7)

Signal Name	I/O Type	Location	Signal Category
PCIAD[17]	I/O	R5	PCI Bus Interface
PCIAD[18]	I/O	N4	
PCIAD[19]	I/O	Τ4	
PCIAD[20]	I/O	P4	
PCIAD[21]	I/O	R4	
PCIAD[22]	I/O	Т3	
PCIAD[23]	I/O	R3	
PCIAD[24]	I/O	T1	
PCIAD[25]	I/O	R1	
PCIAD[26]	I/O	P2	
PCIAD[27]	I/O	P1	
PCIAD[28]	I/O	N2	
PCIAD[29]	I/O	N1	
PCIAD[30]	I/O	N3	
PCIAD[31]	I/O	M2	
PCIBEN[0]	I/O	N12	
PCIBEN[1]	I/O	R9	
PCIBEN[2]	I/O	R7	
PCIBEN[3]	I/O	R2	
PCICLK	I	T6	
PCIDEVSELN	I/O	Т8	
PCIFRAMEN	I/O	P7	
PCIGNTN[0]	I/O	Τ7	
PCIGNTN[1]	I/O	T15	
PCIGNTN[2]	I/O	R15	
PCIGNTN[3]	I/O	T16	
PCIIRDYN	I/O	N7	
PCILOCKN	I/O	N8	
PCIPAR	I/O	Т9	
PCIPERRN	I/O	N9	
PCIREQN[0]	I/O	P6	
PCIREQN[1]	I/O	N5	
PCIREQN[2]	I/O	N6	
PCIREQN[3]	I/O	P5	
PCIRSTN	I/O	R6	
PCISERRN	I/O	P9	

Table 24 RC32434 Alphabetical Signal List (Part 6 of 7)

### RC32434 Package Drawing — Page Two

