

Welcome to [E-XFL.COM](http://E-XFL.COM)

**Understanding [Embedded - Microprocessors](#)**

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

**Applications of [Embedded - Microprocessors](#)**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details	
Product Status	Obsolete
Core Processor	MIPS32
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	300MHz
Co-Processors/DSP	-
RAM Controllers	DDR
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (1)
SATA	-
USB	-
Voltage - I/O	3.3V
Operating Temperature	0°C ~ 70°C (TA)
Security Features	-
Package / Case	256-LBGA
Supplier Device Package	256-CABGA (17x17)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/79rc32h434-300bcg">https://www.e-xfl.com/product-detail/renesas-electronics-america/79rc32h434-300bcg</a>

#### ◆ Memory and Peripheral Device Controller

- Provides "glueless" interface to standard SRAM, Flash, ROM, dual-port memory, and peripheral devices
- Demultiplexed address and data buses: 8-bit data bus, 26-bit address bus, 4 chip selects, control for external data bus buffers
  - Automatic byte gathering and scattering*
- Flexible protocol configuration parameters: programmable number of wait states (0 to 63), programmable postread/postwrite delay (0 to 31), supports external wait state generation, supports Intel and Motorola style peripherals
- Write protect capability per chip select
- Programmable bus transaction timer generates warm reset when counter expires
- Supports up to 64 MB of memory per chip select

#### ◆ DMA Controller

- 6 DMA channels: two channels for PCI (PCI to Memory and Memory to PCI), two channels for the Ethernet interface, and two channels for memory to memory DMA operations
- Provides flexible descriptor based operation
- Supports unaligned transfers (i.e., source or destination address may be on any byte boundary) with arbitrary byte length

#### ◆ Universal Asynchronous Receiver Transmitter (UART)

- Compatible with the 16550 and 16450 UARTs
- 16-byte transmit and receive buffers
- Programmable baud rate generator derived from the system clock
- Fully programmable serial characteristics:
  - 5, 6, 7, or 8 bit characters
  - Even, odd or no parity bit generation and detection
  - 1, 1-1/2 or 2 stop bit generation
- Line break generation and detection
- False start bit detection
- Internal loopback mode

#### ◆ I<sup>2</sup>C-Bus

- Supports standard 100 Kbps mode as well as 400 Kbps fast mode
- Supports 7-bit and 10-bit addressing
- Supports four modes: master transmitter, master receiver, slave transmitter, slave receiver

#### ◆ Additional General Purpose Peripherals

- Interrupt controller
- System integrity functions
- General purpose I/O controller
- Serial peripheral interface (SPI)

#### ◆ Counter/Timers

- Three general purpose 32-bit counter timers
- Timers may be cascaded
- Selectable counter/timer clock source

#### ◆ JTAG Interface

- Compatible with IEEE Std. 1149.1 - 1990

#### CPU Execution Core

The 32-bit CPU core is 100% compatible with the MIPS32 instruction set architecture (ISA). Specifically, this device features the 4Kc CPU core developed by MIPS Technologies Inc. ([www.mips.com](http://www.mips.com)). This core issues a single instruction per cycle, includes a five stage pipeline and is optimized for applications that require integer arithmetic.

The CPU core includes 8 KB instruction and 8 KB data caches. Both caches are 4-way set associative and can be locked on a per line basis, which allows the programmer control over this precious on-chip memory resource. The core also features a memory management unit (MMU). The CPU core also incorporates an enhanced joint test access group (EJTAG) interface that is used to interface to in-circuit emulator tools, providing access to internal registers and enabling the part to be controlled externally, simplifying the system debug process.

The use of this core allows IDT's customers to leverage the broad range of software and development tools available for the MIPS architecture, including operating systems, compilers, and in-circuit emulators.

#### PCI Interface

The PCI interface on the RC32434 is compatible with version 2.2 of the PCI specification. An on-chip arbiter supports up to six external bus masters, supporting both fixed priority and rotating priority arbitration schemes. The part can support both satellite and host PCI configurations, enabling the RC32434 to act as a slave controller for a PCI add-in card application or as the primary PCI controller in the system. The PCI interface can be operated synchronously or asynchronously to the other I/O interfaces on the RC32434 device.

#### Ethernet Interface

The RC32434 has one Ethernet Channel supporting 10Mbps and 100Mbps speeds to provide a standard media independent interface (MII or RMII), allowing a wide range of external devices to be connected efficiently.

#### Double Data Rate Memory Controller

The RC32434 incorporates a high performance double data rate (DDR) memory controller which supports x16 memory configurations up to 256MB. This module provides all of the signals required to interface to discrete memory devices, including a chip select, differential clocking outputs and data strobes.

#### Memory and I/O Controller

The RC32434 uses a dedicated local memory/I/O controller including a de-multiplexed 8-bit data and 26-bit address bus. It includes all of the signals required to interface directly to a maximum of four Intel or Motorola-style external peripherals.

Signal	Type	Name/Description
DDRCKP	O	<b>DDR Positive DDR clock.</b> This signal is the positive clock of the differential DDR clock pair.
DDRCSN	O	<b>DDR Chip Selects.</b> This active low signal is used to select DDR device(s) on the DDR bus.
DDRDATA[15:0]	I/O	<b>DDR Data Bus.</b> 16-bit DDR data bus is used to transfer data between the RC32434 and the DDR devices. Data is transferred on both edges of the clock.
DDRDM[1:0]	O	<b>DDR Data Write Enables.</b> Byte data write enables are used to enable specific byte lanes during DDR writes. DDRDM[0] corresponds to DDRDATA[7:0] DDRDM[1] corresponds to DDRDATA[15:8]
DDRQOS[1:0]	I/O	<b>DDR Data Strobes.</b> DDR byte data strobes are used to clock data between DDR devices and the RC32434. These strobes are inputs during DDR reads and outputs during DDR writes. DDRQOS[0] corresponds to DDRDATA[7:0] DDRQOS[1] corresponds to DDRDATA[15:8]
DDRRASN	O	<b>DDR Row Address Strobe.</b> The DDR row address strobe is asserted during DDR transactions.
DDRVREF	I	<b>DDR Voltage Reference.</b> SSTL_2 DDR voltage reference is generated by an external source.
DDRWEN	O	<b>DDR Write Enable.</b> DDR write enable is asserted during DDR write transactions.
<b>PCI Bus</b>		
PCIAID[31:0]	I/O	<b>PCI Multiplexed Address/Data Bus.</b> Address is driven by a bus master during initial PCIFRAMEN assertion. Data is then driven by the bus master during writes or by the bus target during reads.
PCICBEN[3:0]	I/O	<b>PCI Multiplexed Command/Byte Enable Bus.</b> PCI commands are driven by the bus master during the initial PCIFRAMEN assertion. Byte enable signals are driven by the bus master during subsequent data phase(s).
PCICLK	I	<b>PCI Clock.</b> Clock used for all PCI bus transactions.
PCIDEVSELN	I/O	<b>PCI Device Select.</b> This signal is driven by a bus target to indicate that the target has decoded the address as one of its own address spaces.
PCIFRAMEN	I/O	<b>PCI Frame.</b> Driven by a bus master. Assertion indicates the beginning of a bus transaction. Negation indicates the last data.
PCIGNTN[3:0]	I/O	<b>PCI Bus Grant.</b> <b>In PCI host mode with internal arbiter:</b> The assertion of these signals indicates to the agent that the internal RC32434 arbiter has granted the agent access to the PCI bus. <b>In PCI host mode with external arbiter:</b> PCIGNTN[0]: asserted by an external arbiter to indicate to the RC32434 that access to the PCI bus has been granted. PCIGNTN[3:1]: unused and driven high. <b>In PCI satellite mode:</b> PCIGNTN[0]: This signal is asserted by an external arbiter to indicate to the RC32434 that access to the PCI bus has been granted. PCIGNTN[3:1]: unused and driven high.
PCIIRDYN	I/O	<b>PCI Initiator Ready.</b> Driven by the bus master to indicate that the current datum can complete.

Table 1 Pin Description (Part 2 of 6)

Signal	Type	Name/Description
PCILOCKN	I/O	<b>PCI Lock.</b> This signal is asserted by an external bus master to indicate that an exclusive operation is occurring.
PCIPAR	I/O	<b>PCI Parity.</b> Even parity of the PCIAD[31:0] bus. Driven by the bus master during address and write Data phases. Driven by the bus target during the read data phase.
PCIPERRN	I/O	<b>PCI Parity Error.</b> If a parity error is detected, this signal is asserted by the receiving bus agent 2 clocks after the data is received.
PCIREQN[3:0]	I/O	<b>PCI Bus Request.</b> <b>In PCI host mode with internal arbiter:</b> These signals are inputs whose assertion indicates to the internal RC32434 arbiter that an agent desires ownership of the PCI bus. <b>In PCI host mode with external arbiter:</b> PCIREQN[0]: asserted by the RC32434 to request ownership of the PCI bus. PCIREQN[3:1]: unused and driven high. <b>In PCI satellite mode:</b> PCIREQN[0]: this signal is asserted by the RC32434 to request use of the PCI bus. PCIREQN[1]: function changes to PCIIDSEL and is used as a chip select during configuration read and write transactions. PCIREQN[3:2]: unused and driven high.
PCIRSTN	I/O	<b>PCI Reset.</b> In host mode, this signal is asserted by the RC32434 to generate a PCI reset. In satellite mode, assertion of this signal initiates a warm reset.
PCISERRN	I/O	<b>PCI System Error.</b> This signal is driven by an agent to indicate an address parity error, data parity error during a special cycle command, or any other system error. Requires an external pull-up.
PCISTOPN	I/O	<b>PCI Stop.</b> Driven by the bus target to terminate the current bus transaction. For example, to indicate a retry.
PCITRDYN	I/O	<b>PCI Target Ready.</b> Driven by the bus target to indicate that the current data can complete.
<b>General Purpose Input/Output</b>		
GPIO[0]	I/O	<b>General Purpose I/O.</b> This pin can be configured as a general purpose I/O pin. Alternate function pin name: U0SOUT Alternate function: UART channel 0 serial output.
GPIO[1]	I/O	<b>General Purpose I/O.</b> This pin can be configured as a general purpose I/O pin. Alternate function pin name: U0SINP Alternate function: UART channel 0 serial input.
GPIO[2]	I/O	<b>General Purpose I/O.</b> This pin can be configured as a general purpose I/O pin. Alternate function pin name: U0RTSN Alternate function: UART channel 0 request to send.
GPIO[3]	I/O	<b>General Purpose I/O.</b> This pin can be configured as a general purpose I/O pin. Alternate function pin name: U0CTSN Alternate function: UART channel 0 clear to send.

Table 1 Pin Description (Part 3 of 6)

Signal	Type	Name/Description
EJTAG_TMS	I	<b>EJTAG Mode.</b> The value on this signal controls the test mode select of the EJTAG Controller. When using the JTAG boundary scan, this pin should be left disconnected (since there is an internal pull-up) or driven high.
JTAG_TRST_N	I	<b>JTAG Reset.</b> This active low signal asynchronously resets the boundary scan logic, JTAG TAP Controller, and the EJTAG Debug TAP Controller. An external pull-up on the board is recommended to meet the JTAG specification in cases where the tester can access this signal. However, for systems running in functional mode, one of the following should occur: 1) actively drive this signal low with control logic 2) statically drive this signal low with an external pull-down on the board 3) clock JTAG_TCK while holding EJTAG_TMS and/or JTAG_TMS high.
JTAG_TCK	I	<b>JTAG Clock.</b> This is an input test clock used to clock the shifting of data into or out of the boundary scan logic, JTAG Controller, or the EJTAG Controller. JTAG_TCK is independent of the system and the processor clock with a nominal 50% duty cycle.
JTAG_TDO	O	<b>JTAG Data Output.</b> This is the serial data shifted out from the boundary scan logic, JTAG Controller, or the EJTAG Controller. When no data is being shifted out, this signal is tri-stated.
JTAG_TDI	I	<b>JTAG Data Input.</b> This is the serial data input to the boundary scan logic, JTAG Controller, or the EJTAG Controller.
<b>System</b>		
CLK	I	<b>Master Clock.</b> This is the master clock input. The processor frequency is a multiple of this clock frequency. This clock is used as the system clock for all memory and peripheral bus operations.
EXTBCV	I	<b>Load External Boot Configuration Vector.</b> When this pin is asserted (i.e., high) the boot configuration vector is loaded from an externally supplied value during a cold reset.
EXTCLK	O	<b>External Clock.</b> This clock is used for all memory and peripheral bus operations.
COLDRSTN	I	<b>Cold Reset.</b> The assertion of this signal initiates a cold reset. This causes the processor state to be initialized, boot configuration to be loaded, and the internal PLL to lock onto the master clock (CLK).
RSTN	I/O	<b>Reset.</b> The assertion of this bidirectional signal initiates a warm reset. This signal is asserted by the RC32434 during a warm reset.

Table 1 Pin Description (Part 6 of 6)

## Pin Characteristics

**Note:** Some input pads of the RC32434 do not contain internal pull-ups or pull-downs. Unused inputs should be tied off to appropriate levels. This is especially critical for unused control signal inputs (such as WAITACKN) which, if left floating, could adversely affect the RC32434's operation. Also, any input pin left floating can cause a slight increase in power consumption.

Function	Pin Name	Type	Buffer	I/O Type	Internal Resistor	Notes <sup>1</sup>
Memory and Peripheral Bus	BDIRN	O	LVTTL	High Drive		
	BOEN	O	LVTTL	High Drive		
	WEN	O	LVTTL	High Drive		
	CSN[3:0]	O	LVTTL	High Drive		
	MADDR[21:0]	I/O	LVTTL	High Drive		
	MDATA[7:0]	I/O	LVTTL	High Drive		
	OEN	O	LVTTL	High Drive		
	RWN	O	LVTTL	High Drive		
	WAITACKN	I	LVTTL	STI	pull-up	
DDR Bus	DDRADDR[13:0]	O	SSTL_2			
	DDRBA[1:0]	O	SSTL_2			
	DDRCASN	O	SSTL_2			
	DDRCKE	O	SSTL_2 / LVC-MOS			
	DDRCKN	O	SSTL_2			
	DDRCKP	O	SSTL_2			
	DDRCASN	O	SSTL_2			
	DDRDATA[15:0]	I/O	SSTL_2			
	DDRDM[1:0]	O	SSTL_2			
	DDRDOQS[1:0]	I/O	SSTL_2			
	DDRRASN	O	SSTL_2			
	DDRVREF	I	Analog			
	DDRWEN	O	SSTL_2			
PCI Bus Interface	PCIAD[31:0]	I/O	PCI			
	PCICBEN[3:0]	I/O	PCI			
	PCICLK	I	PCI			
	PCIDEVSELN	I/O	PCI			pull-up on board
	PCIFRAMEN	I/O	PCI			pull-up on board
	PCIGNTN[3:0]	I/O	PCI			pull-up on board
	PCIIRDYN	I/O	PCI			pull-up on board
	PCILOCKN	I/O	PCI			
	PCIPAR	I/O	PCI			
	PCIPERRN	I/O	PCI			
	PCIREQN[3:0]	I/O	PCI			pull-up on board
	PCIRSTN	I/O	PCI			pull-down on board
	PCISERRN	I/O	PCI	Open Collector		pull-up on board
	PCISTOPN	I/O	PCI			pull-up on board
	PCITRDYN	I/O	PCI		pull-up on board	
General Purpose I/O	GPIO[8:0]	I/O	LVTTL	High Drive	pull-up	
	GPIO[13:9]	I/O	PCI			pull-up on board
Serial Peripheral Interface	SCK	I/O	LVTTL	High Drive	pull-up	pull-up on board
	SDI	I/O	LVTTL	High Drive	pull-up	pull-up on board
	SDO	I/O	LVTTL	High Drive	pull-up	pull-up on board
I <sup>2</sup> C-Bus Interface	SCL	I/O	LVTTL	Low Drive/STI		pull-up on board <sup>2</sup>
	SDA	I/O	LVTTL	Low Drive/STI		pull-up on board <sup>2</sup>

Table 2 Pin Characteristics (Part 1 of 2)

Function	Pin Name	Type	Buffer	I/O Type	Internal Resistor	Notes <sup>1</sup>
Ethernet Interfaces	MIICL	I	LVTTL	STI	pull-down	
	MIICRS	I	LVTTL	STI	pull-down	
	MIIRXCLK	I	LVTTL	STI	pull-up	
	MIIRXD[3:0]	I	LVTTL	STI	pull-up	
	MIIRXDV	I	LVTTL	STI	pull-down	
	MIIRXER	I	LVTTL	STI	pull-down	
	MIITXCLK	I	LVTTL	STI	pull-up	
	MIITXD[3:0]	O	LVTTL	Low Drive		
	MIITXENP	O	LVTTL	Low Drive		
	MIITXER	O	LVTTL	Low Drive		
	MIIMDC	O	LVTTL	Low Drive		
	MIIMDIO	I/O	LVTTL	Low Drive	pull-up	
EJTAG / JTAG	JTAG_TMS	I	LVTTL	STI	pull-up	
	EJTAG_TMS	I	LVTTL	STI	pull-up	
	JTAG_TRST_N	I	LVTTL	STI	pull-up	
	JTAG_TCK	I	LVTTL	STI	pull-up	
	JTAG_TDO	O	LVTTL	Low Drive		
	JTAG_TDI	I	LVTTL	STI	pull-up	
System	CLK	I	LVTTL	STI		
	EXTBCV	I	LVTTL	STI	pull-down	
	EXTCLK	O	LVTTL	High Drive		
	COLDRSTN	I	LVTTL	STI		
	RSTN	I/O	LVTTL	Low Drive / STI	pull-up	pull-up on board

Table 2 Pin Characteristics (Part 2 of 2)

<sup>1</sup> External pull-up required in most system applications. Some applications may require additional pull-ups not identified in this table.

<sup>2</sup> Use a 2.2K pull-up resistor for I2C pins.

## AC Timing Definitions

Below are examples of the AC timing characteristics used throughout this document.




Figure 2 AC Timing Definitions Waveform

Symbol	Definition
Tper	Clock period.
Tlow	Clock low. Amount of time the clock is low in one clock period.
Thigh	Clock high. Amount of time the clock is high in one clock period.
Trise	Rise time. Low to high transition time.
Tfall	Fall time. High to low transition time.
Tjitter	Jitter. Amount of time the reference clock (or signal) edge can vary on either the rising or falling edges.
Tdo	Data out. Amount of time after the reference clock edge that the output will become valid. The minimum time represents the data output hold. The maximum time represents the earliest time the designer can use the data.
Tzd	Z state to data valid. Amount of time after the reference clock edge that the tri-stated output takes to become valid.
Tdz	Data valid to Z state. Amount of time after the reference clock edge that the valid output takes to become tri-stated.
Tsu	Input set-up. Amount of time before the reference clock edge that the input must be valid.
Thld	Input hold. Amount of time after the reference clock edge that the input must remain valid.
Tpw	Pulse width. Amount of time the input or output is active for asynchronous signals.
Tslew	Slew rate. The rise or fall rate for a signal to go from a high to low, or low to high.
X(clock)	Timing value. This notation represents a value of 'X' multiplied by the clock time period of the specified clock. Using 5(CLK) as an example: X = 5 and the oscillator clock (CLK) = 25MHz, then the timing value is 200.
Tskew	Skew. The amount of time two signal edges deviate from one another.

Table 4 AC Timing Definitions


## System Clock Parameters

(Values based on systems running at recommended supply voltages and operating temperatures, as shown in Tables 15 and 16.)

Parameter	Symbol	Reference Edge	266MHz		300MHz		350MHz		400MHz		Units	Timing Diagram Reference
			Min	Max	Min	Max	Min	Max	Min	Max		
PCLK <sup>1</sup>	Frequency	none	200	266	200	300	200	350	200	400	MHz	See Figure 3.
	Tper		3.8	5.0	3.3	5.0	2.85	5.0	2.5	5.0	ns	
ICLK <sup>2,3,4</sup>	Frequency	none	100	133	100	150	100	175	100	200	MHz	
	Tper		7.5	10.0	6.7	10.0	5.7	10.0	5.0	10.0	ns	
CLK <sup>5</sup>	Frequency	none	25	125	25	125	25	125	25	125	MHz	
	Tper_5a		8.0	40.0	8.0	40.0	8.0	40.0	8.0	40.0	ns	
	Thigh_5a, Tlow_5a		40	60	40	60	40	60	40	60	% of Tper_5a	
	Trise_5a, Tfall_5a		—	3.0	—	3.0	—	3.0	—	3.0	ns	
	Tjitter_5a		—	0.1	—	0.1	—	0.1	—	0.1	ns	

**Table 5 Clock Parameters**

1. The CPU pipeline clock (PCLK) speed is selected during cold reset by the boot configuration vector (see Table 3). Refer to Chapter 3, Clocking and Initialization, in the RC32434 User Reference Manual for the allowable frequency ranges of CLK and PCLK.
2. ICLK is the internal IPBus clock. It is always equal to PCLK divided by 2. This clock cannot be sampled externally.
3. The ethernet clock (MIIXRXCLK and MIIXTXCLK) frequency must be equal to or less than 1/2 ICLK (MIIXRXCLK and MIIXTXCLK <= 1/2(ICLK)).
4. PCICLK must be equal to or less than two times ICLK (PCICLK <= 2(ICLK)) with a maximum PCICLK of 66 MHz.
5. The input clock (CLK) is input from the external oscillator to the internal PLL.



**Figure 3 Clock Parameters Waveform**




Figure 6 DDR SDRAM AC Timing Waveform - SDRAM Read Access

Signal	Symbol	Reference Edge	266MHz		300MHz		350MHz		400MHz		Unit	Condi-tions	Timing Diagram Reference
			Min	Max	Min	Max	Min	Max	Min	Max			
MDATA[7:0]	Tsu_8c	EXTCLK rising	6.0	—	6.0	—	6.0	—	6.0	—	ns	See Figures 8 and 9 (cont.).	
	Thld_8c		0	—	0	—	0	—	0	—	ns		
	Tdo_8c		0.4	4.5	0.4	4.5	0.4	4.5	0.4	4.5	ns		
	Tdz_8c <sup>2</sup>		0	0.5	0	0.5	0	0.5	0	0.5	ns		
	Tzd_8c <sup>2</sup>		0.4	3.3	0.4	3.3	0.4	3.3	0.4	3.3	ns		
EXTCLK <sup>3</sup>	Tper_8d	none	7.5	—	6.66	—	6.66	—	6.66	—	ns		
BDIRN	Tdo_8e	EXTCLK rising	0.4	3.8	0.4	3.8	0.4	3.8	0.4	3.8	ns		
	Tdz_8e <sup>2</sup>		—	—	—	—	—	—	—	—	ns		
	Tzd_8e <sup>2</sup>		—	—	—	—	—	—	—	—	ns		
BOEN	Tdo_8f	EXTCLK rising	0.4	3.8	0.4	3.8	0.4	3.8	0.4	3.8	ns		
	Tdz_8f <sup>2</sup>		—	—	—	—	—	—	—	—	ns		
	Tzd_8f <sup>2</sup>		—	—	—	—	—	—	—	—	ns		
WAITACKN <sup>4</sup>	Tsu_8h	EXTCLK rising	6.5	—	6.5	—	6.5	—	6.5	—	ns		
	Thld_8h		0	—	0	—	0	—	0	—	ns		
	Tpw_8h <sup>2</sup>	none	2(EXTCLK)	—	2(EXTCLK)	—	2(EXTCLK)	—	2(EXTCLK)	—	ns		
CSN[3:0]	Tdo_8i	EXTCLK rising	0.4	4.0	0.4	4.0	0.4	4.0	0.4	4.0	ns		
	Tdz_8i <sup>2</sup>		—	—	—	—	—	—	—	—	ns		
	Tzd_8i <sup>2</sup>		—	—	—	—	—	—	—	—	ns		
RWN	Tdo_8j	EXTCLK rising	0.4	3.8	0.4	3.8	0.4	3.8	0.4	3.8	ns		
	Tdz_8j <sup>2</sup>		—	—	—	—	—	—	—	—	ns		
	Tzd_8j <sup>2</sup>		—	—	—	—	—	—	—	—	ns		
OEN	Tdo_8k	EXTCLK rising	0.4	4.0	0.4	4.0	0.4	4.0	0.4	4.0	ns		
	Tdz_8k <sup>2</sup>		—	—	—	—	—	—	—	—	ns		
	Tzd_8k <sup>2</sup>		—	—	—	—	—	—	—	—	ns		
WEN	Tdo_8l	EXTCLK rising	0.4	3.7	0.4	3.7	0.4	3.7	0.4	3.7	ns		
	Tdz_8l <sup>2</sup>		—	—	—	—	—	—	—	—	ns		
	Tzd_8l <sup>2</sup>		—	—	—	—	—	—	—	—	ns		

Table 8 Memory and Peripheral Bus AC Timing Characteristics (Part 2 of 2)

<sup>1</sup> The RC32434 provides bus turnaround cycles to prevent bus contention when going from read to write, write to read, and during external bus ownership. For example, there are no cycles where an external device and the RC32434 are both driving. See Chapter 6, Device Controller, in the RC32434 User Reference Manual.

<sup>2</sup> The values for this symbol were determined by calculation, not by testing.

<sup>3</sup> The frequency of EXTCLK is programmable. See the External Clock Divider (MDATA[5:4]) description in Table 3 of this data sheet.

<sup>4</sup> WAITACKN must meet the setup and hold times if it is synchronous or the minimum pulse width if it is asynchronous.

Signal	Symbol	Reference Edge	266MHz		300MHz		350MHz		400MHz		Unit	Condi-tions	Timing Diagram Reference
			Min	Max	Min	Max	Min	Max	Min	Max			
<b>Ethernet</b>													
MIIMDC	Tper_9a	None	30.0	—	30.0	—	30.0	—	30.0	—	ns		See Figure 10.
	Thigh_9a, Tlow_9a		12.0	—	12.0	—	12.0	—	12.0	—	ns		
MIIMDIO	Tsu_9b	MIIMDC rising	10.0	—	10.0	—	10.0	—	10.0	—	ns		
	Thld_9b		0.0	—	0.0	—	0.0	—	0.0	—	ns		
	Tdo_9b <sup>1</sup>		10	300	10	300	10	300	10	300	ns		
<b>Ethernet — MII Mode</b>													
MIIRXCLK, MIITXCLK <sup>2</sup>	Tper_9c	None	399.96	400.4	399.96	400.4	399.96	400.4	399.96	400.4	ns	10 Mbps	See Figure 10.
	Thigh_9c, Tlow_9c		140	260	140	260	140	260	140	260	ns		
	Trise_9c, Tfall_9c		—	3.0	—	3.0	—	3.0	—	3.0	ns		
MIIRXCLK, MIITXCLK <sup>2</sup>	Tper_9d	None	39.9	40.0	39.9	40.0	39.9	40.0	39.9	40.0	ns	100 Mbps	
	Thigh_9d, Tlow_9d		14.0	26.0	14.0	26.0	14.0	26.0	14.0	26.0	ns		
	Trise_9d, Tfall_9d		—	2.0	—	2.0	—	2.0	—	2.0	ns		
MIIRXD[3:0], MIIRXDV, MIIRXER	Tsu_9e	MIIRXCLK rising	10.0	—	10.0	—	10.0	—	10.0	—	ns		
	Thld_9e		10.0	—	10.0	—	10.0	—	10.0	—	ns		
MIITXD[3:0], MIITXENP, MIITXER	Tdo_9f	MIITXCLK rising	0.0	25.0	0.0	25.0	0.0	25.0	0.0	25.0	ns		
<b>Ethernet — RMI Mode</b>													
RMIREFCLK	Tper_9i	None	19.9	20.1	19.9	20.1	19.9	20.1	19.9	20.1	ns		See Figure 10.
	Thigh_9i, Tlow_9i		7.0	13.0	7.0	13.0	7.0	13.0	7.0	13.0	ns		
RMIITXEN, RMIITXD[1:0]	Tdo_9j	MIIRXCLK rising	2.0	—	2.0	—	2.0	—	2.0	—	ns		
RMIICRSDV, RMIIRXER, RMIIRXD[1:0]	Tsu_9k		5.5	14.5	5.5	14.5	5.5	14.5	5.5	14.5	ns		

Table 9 Ethernet AC Timing Characteristics

<sup>1</sup> The values for this symbol were determined by calculation, not by testing.

<sup>2</sup> The ethernet clock (MIIRXCLK and MIITXCLK) frequency must be equal to or less than 1/2 ICLK (MIIRXCLK and MIITXCLK <= 1/2(ICLK)).




Figure 10 Ethernet AC Timing Waveform




Figure 13 PCI AC Timing Waveform — PCI Reset in Satellite Mode

Signal	Symbol	Reference Edge	266MHz		300MHz		350MHz		400MHz		Unit	Conditions	Timing Diagram Reference
			Min	Max	Min	Max	Min	Max	Min	Max			
<b>I<sup>2</sup>C<sup>1</sup></b>													
SCL	Frequency	none	0	100	0	100	0	100	0	100	kHz	100 KHz	See Figure 14.
	Thigh_12a, Tlow_12a		4.0	—	4.0	—	4.0	—	4.0	—	μs		
	Trise_12a		—	1000	—	1000	—	1000	—	1000	ns		
	Tfall_12a		—	300	—	300	—	300	—	300	ns		
SDA	Tsu_12b	SCL rising	250	—	250	—	250	—	250	—	ns		
	Thld_12b		0	3.45	0	3.45	0	3.45	0	3.45	μs		
	Trise_12b		—	1000	—	1000	—	1000	—	1000	ns		
	Tfall_12b		—	300	—	300	—	300	—	300	ns		
Start or repeated start condition	Tsu_12c	SDA falling	4.7	—	4.7	—	4.7	—	4.7	—	μs		
	Thld_12c		4.0	—	4.0	—	4.0	—	4.0	—	μs		
Stop condition	Tsu_12d	SDA rising	4.0	—	4.0	—	4.0	—	4.0	—	μs		
Bus free time between a stop and start condition	Tdelay_12e		4.7	—	4.7	—	4.7	—	4.7	—	μs		
SCL	Frequency	none	0	400	0	400	0	400	0	400	kHz	400 KHz	
	Thigh_12a, Tlow_12a		0.6	—	0.6	—	0.6	—	0.6	—	μs		
	Trise_12a		—	300	—	300	—	300	—	300	ns		
	Tfall_12a		—	300	—	300	—	300	—	300	ns		
SDA	Tsu_12b	SCL rising	100	—	100	—	100	—	100	—	ns		
	Thld_12b		0	0.9	0	0.9	0	0.9	0	0.9	μs		
	Trise_12b		—	300	—	300	—	300	—	300	ns		
	Tfall_12ba		—	300	—	300	—	300	—	300	ns		

Table 11 I<sup>2</sup>C AC Timing Characteristics (Part 1 of 2)

## Power-on Sequence


Three power-on sequences are given below. Sequence #1 is recommended because it will prevent I/O conflicts and will also allow the input signals to propagate when the I/O powers are brought up.

**Note:** The ESD diodes may be damaged if one of the voltages is applied and one of the other voltages is at a ground level.

### A. Recommended Sequence

$t_2 > 0$  whenever possible ( $V_{ccCore}$ )


$t_1 - t_2$  can be 0 ( $V_{ccSI/O}$  followed by  $V_{ccI/O}$ )



### B. Reverse Voltage Sequence

If sequence A is not feasible, then Sequence B can be used:

$t_1 < 50ms$  and  $t_2 < 50ms$  to prevent damage.



### C. Simultaneous Power-up

$V_{ccI/O}$ ,  $V_{ccSI/O}$ , and  $V_{ccCore}$  can be powered up simultaneously.

## Power Consumption


Parameter		266MHz		300MHz		350MHz		400MHz		Unit	Conditions
		Typ.	Max.	Typ.	Max.	Typ.	Max.	Typ.	Max.		
I <sub>cc</sub> I/O		215	270	220	275	225	280	230	285	mA	C <sub>L</sub> = 35 pF T <sub>ambient</sub> = 25°C Max. values use the maximum voltages listed in Table 15. Typical values use the typical voltages listed in that table. Note: For additional information, see <a href="#">Power Considerations for IDT Processors</a> on the IDT web site <a href="http://www.idt.com">www.idt.com</a> .
I <sub>cc</sub> S/I/O (DDR)		70	85	75	90	85	100	95	110	mA	
I <sub>cc</sub> Core, I <sub>cc</sub> PLL	Normal mode	325	510	350	550	400	610	450	670	mA	
	Standby mode <sup>1</sup>	220	—	240	—	260	—	280	—	mA	
Power Dissipation	Normal mode	1.27	1.82	1.36	1.90	1.45	2.02	1.54	2.15	W	
	Standby mode <sup>1</sup>	0.73	—	0.78	—	0.84	—	0.90	—	W	

**Table 17 RC32434 Power Consumption**

<sup>1</sup> The RC32434 enter Standby mode by executing WAIT instructions. Minimal I/O switching is assumed. On-chip logic outside the CPU core continues to function.

## Power Curve

The following graph contains a power curve that shows power consumption at various core frequencies.



**Figure 22 RC32434 Typical Power Usage**

## DC Electrical Characteristics

Values based on systems running at recommended supply voltages, as shown in Table 15.

**Note:** See Table 2, Pin Characteristics, for a complete I/O listing.

I/O Type	Parameter	Min.	Typical	Max.	Unit	Conditions
LOW Drive Output	$I_{OL}$	—	14.0	—	mA	$V_{OL} = 0.4V$
	$I_{OH}$	—	-12.0	—	mA	$V_{OH} = 1.5V$
HIGH Drive Output	$I_{OL}$	—	41.0	—	mA	$V_{OL} = 0.4V$
	$I_{OH}$	—	-42.0	—	mA	$V_{OH} = 1.5V$
Schmitt Trigger Input (STI)	$V_{IL}$	-0.3	—	0.8	V	—
	$V_{IH}$	2.0	—	$V_{CC}/O + 0.5$	V	—
SSTL_2 (for DDR SDRAM)	$I_{OL}$	7.6	—	—	mA	$V_{OL} = 0.5V$
	$I_{OH}$	-7.6	—	—	mA	$V_{OH} = 1.76V$
	$V_{IL}$	-0.3	—	$0.5(V_{CC}/O) - 0.18$	V	
	$V_{IH}$	$0.5(V_{CC}/O) + 0.18$	—	$V_{CC}/O + 0.3$	V	
PCI	$I_{OH}(AC)$ Switching	-12( $V_{CC}/O$ )	—	—	mA	$0 < V_{OUT} < 0.3(V_{CC}/O)$
		-17.1( $V_{CC}/O - V_{OUT}$ )	—	—	mA	$0.3(V_{CC}/O) < V_{OUT} < 0.9(V_{CC}/O)$
		—	—	-32( $V_{CC}/O$ )	—	$0.7(V_{CC}/O)$
		16( $V_{CC}/O$ )	—	See Note 1	mA	$0.7(V_{CC}/O) < V_{OUT} < V_{CC}/O$
	$I_{OL}(AC)$ Switching	+16( $V_{CC}/O$ )	—	—	mA	$V_{CC}/O > V_{OUT} > 0.6(V_{CC}/O)$
		+26.7( $V_{OUT}$ )	—	—	mA	$0.6(V_{CC}/O) > V_{OUT} > 0.1(V_{CC}/O)$
		—	—	+38( $V_{CC}/O$ )	mA	$V_{OUT} = 0.18(V_{CC}/O)$
		—	—	See Note 2	mA	$0.18(V_{CC}/O) > V_{OUT} > 0$
	$V_{IL}$	-0.3	—	$0.3(V_{CC}/O)$	V	
	$V_{IH}$	$0.5(V_{CC}/O)$	—	5.5	V	
Capacitance	$C_{IN}$	—	—	10.5	pF	—
Leakage	Inputs	—	—	$\pm 10$	$\mu A$	$V_{CC}(\max)$
	$I/O_{LEAK}$ w/o Pull-ups/downs	—	—	$\pm 10$	$\mu A$	$V_{CC}(\max)$
	$I/O_{LEAK}$ WITH Pull-ups/downs	—	—	$\pm 80$	$\mu A$	$V_{CC}(\max)$

Table 18 DC Electrical Characteristics

Note 1:  $I_{OH}(AC) \max = (98/V_{CC}/O) * (V_{OUT} - V_{CC}/O) * (V_{OUT} + 0.4V_{CC}/O)$

Note 2:  $I_{OL}(AC) \max = (256/V_{CC}/O) * V_{OUT} * (V_{CC}/O - V_{OUT})$

## Package Pin-out — 256-BGA Signal Pinout for the RC32434

The following table lists the pin numbers, signal names, and number of alternate functions for the RC32434 device. Signal names ending with an “\_n” or “n” are active when low.

Pin	Function	Alt	Pin	Function	Alt	Pin	Function	Alt	Pin	Function	Alt
A1	RWN		E1	MIIRXD[3]		J1	GPIO[3]	1	N1	PCIAD[29]	
A2	OEN		E2	MIIRXD[2]		J2	JTAG_TCK		N2	PCIAD[28]	
A3	CSN[2]		E3	MIITXD[0]		J3	GPIO[2]	1	N3	PCIAD[30]	
A4	CSN[0]		E4	MIITXD[1]		J4	EJTAG_TMS		N4	PCIAD[18]	
A5	MADDR[10]		E5	V <sub>CC</sub> I/O		J5	V <sub>CC</sub> CORE		N5	PCIREQN[1]	
A6	MDATA[6]		E6	V <sub>CC</sub> I/O		J6	V <sub>SS</sub>		N6	PCIREQN[2]	
A7	GPIO[7]	1	E7	V <sub>CC</sub> I/O		J7	V <sub>SS</sub>		N7	PCIIRDYN	
A8	GPIO[4]	1	E8	V <sub>CC</sub> CORE		J8	V <sub>SS</sub>		N8	PCILOCKN	
A9	MADDR[16]		E9	V <sub>CC</sub> CORE		J9	V <sub>SS</sub>		N9	PCIPERRN	
A10	MADDR[13]		E10	V <sub>CC</sub> I/O		J10	V <sub>SS</sub>		N10	PCIAD[15]	
A11	V <sub>SS</sub> PLL		E11	V <sub>CC</sub> DDR		J11	V <sub>CC</sub> CORE		N11	PCIAD[11]	
A12	JTAG_TDI		E12	V <sub>CC</sub> DDR		J12	V <sub>CC</sub> CORE		N12	PCICBEN[0]	
A13	MADDR[9]		E13	DDRDATA[6]		J13	DDRCKN		N13	DDRADDR[5]	
A14	MADDR[7]		E14	DDRDATA[5]		J14	DDRVREF		N14	DDRADDR[4]	
A15	MADDR[5]		E15	DDRADDR[13]		J15	DDRCKP		N15	DDRADDR[3]	
A16	MADDR[2]		E16	DDRDATA[4]		J16	DDRQOS[0]		N16	DRRBA[0]	
B1	BOEN		F1	MIITXD[2]		K1	JTG_TDO		P1	PCIAD[27]	
B2	RSTN		F2	MIIRXCLK		K2	SCK		P2	PCIAD[26]	
B3	CSN[3]		F3	MIITXD[3]		K3	Reserved		P3	GPIO[10]	1
B4	CSN[1]		F4	MIITXENP		K4	SDO		P4	PCIAD[20]	
B5	MADDR[11]		F5	V <sub>CC</sub> I/O		K5	V <sub>CC</sub> I/O		P5	PCIREQN[3]	
B6	MDATA[1]		F6	V <sub>SS</sub>		K6	V <sub>CC</sub> I/O		P6	PCIREQN[0]	
B7	MDATA[4]		F7	V <sub>SS</sub>		K7	V <sub>SS</sub>		P7	PCIFRAMEN	
B8	GPIO[5]	1	F8	V <sub>SS</sub>		K8	V <sub>SS</sub>		P8	PCISTOPN	
B9	MADDR[17]		F9	V <sub>CC</sub> CORE		K9	V <sub>SS</sub>		P9	PCISERRN	
B10	MADDR[12]		F10	V <sub>SS</sub>		K10	V <sub>SS</sub>		P10	PCIAD[14]	
B11	V <sub>CC</sub> PLL		F11	V <sub>SS</sub>		K11	V <sub>SS</sub>		P11	PCIAD[10]	
B12	V <sub>SS</sub> APLL		F12	V <sub>CC</sub> DDR		K12	V <sub>CC</sub> DDR		P12	PCIAD[7]	
B13	MADDR[8]		F13	DDRDATA[9]		K13	DDRCKE		P13	PCIAD[4]	
B14	MADDR[6]		F14	DDRDATA[8]		K14	DDRADDR[11]		P14	DDRADDR[0]	
B15	MADDR[3]		F15	DDRDM[0]		K15	DDRADDR[10]		P15	DDRADDR[2]	
B16	MADDR[1]		F16	DDRDATA[7]		K16	DDRADDR[12]		P16	DDRCSN	
C1	EXTCLK		G1	MIIRXDV		L1	SDA		R1	PCIAD[25]	

Table 20 RC32434 Pinout (Part 1 of 2)

Pin	Function	Alt	Pin	Function	Alt	Pin	Function	Alt	Pin	Function	Alt
C2	BDIRN		G2	MIITXER		L2	SCL		R2	PCICBEN[3]	
C3	COLDRSTN		G3	MIIRXER		L3	GPIO[8]	1	R3	PCIAD[23]	
C4	WEN		G4	MIITXCLK		L4	SDI		R4	PCIAD[21]	
C5	MDATA[3]		G5	V <sub>cc</sub> I/O		L5	V <sub>cc</sub> I/O		R5	PCIAD[17]	
C6	MDATA[5]		G6	V <sub>ss</sub>		L6	V <sub>ss</sub>		R6	PCIRSTN	
C7	GPIO[6]	1	G7	V <sub>ss</sub>		L7	V <sub>ss</sub>		R7	PCICBEN[2]	
C8	MADDR[21]		G8	V <sub>ss</sub>		L8	V <sub>cc</sub> CORE		R8	PCITRDYN	
C9	MADDR[18]		G9	V <sub>ss</sub>		L9	V <sub>ss</sub>		R9	PCICBEN[1]	
C10	MADDR[14]		G10	V <sub>ss</sub>		L10	V <sub>ss</sub>		R10	PCIAD[12]	
C11	JTAG_TMS		G11	V <sub>ss</sub>		L11	V <sub>ss</sub>		R11	PCIAD[8]	
C12	V <sub>cc</sub> APLL		G12	V <sub>cc</sub> DDR		L12	V <sub>cc</sub> DDR		R12	PCIAD[5]	
C13	CLK		G13	DDRDM[1]		L13	DDRADDR[9]		R13	PCIAD[3]	
C14	MADDR[4]		G14	DDRQDS[1]		L14	DDRWEN		R14	PCIAD[0]	
C15	MADDR[0]		G15	DDRDATA[10]		L15	DDRCASN		R15	PCIGNTN[2]	
C16	DDRDATA[0]		G16	DDRDATA[11]		L16	DDRADDR[8]		R16	DDRADDR[1]	
D1	MIIRXD[0]		H1	MIIMDIO		M1	GPIO[12]	1	T1	PCIAD[24]	
D2	MIICL		H2	MIIMDC		M2	PCIAD[31]		T2	GPIO[13]	1
D3	MIICRS		H3	GPIO[0]	1	M3	GPIO[11]	1	T3	PCIAD[22]	
D4	MIIRXD[1]		H4	GPIO[1]	1	M4	GPIO[9]	1	T4	PCIAD[19]	
D5	MDATA[7]		H5	V <sub>cc</sub> CORE		M5	V <sub>cc</sub> I/O		T5	PCIAD[16]	
D6	MDATA[2]		H6	V <sub>cc</sub> CORE		M6	V <sub>cc</sub> I/O		T6	PCICLK	
D7	MDATA[0]		H7	V <sub>ss</sub>		M7	V <sub>cc</sub> I/O		T7	PCIGNTN[0]	
D8	MADDR[20]		H8	V <sub>ss</sub>		M8	V <sub>cc</sub> CORE		T8	PCIDEVSELN	
D9	MADDR[19]		H9	V <sub>ss</sub>		M9	V <sub>cc</sub> CORE		T9	PCIPAR	
D10	MADDR[15]		H10	V <sub>ss</sub>		M10	V <sub>cc</sub> I/O		T10	PCIAD[13]	
D11	EXTBCV		H11	V <sub>ss</sub>		M11	V <sub>cc</sub> DDR		T11	PCIAD[9]	
D12	JTAG_TRSTN		H12	V <sub>cc</sub> CORE		M12	V <sub>cc</sub> DDR		T12	PCIAD[6]	
D13	WAITACKN		H13	DDRDATA[15]		M13	DDRRASN		T13	PCIAD[2]	
D14	DDRDATA[2]		H14	DDRDATA[14]		M14	DDRBA[1]		T14	PCIAD[1]	
D15	DDRDATA[3]		H15	DDRDATA[12]		M15	DDRADDR[6]		T15	PCIGNTN[1]	
D16	DDRDATA[1]		H16	DDRDATA[13]		M16	DDRADDR[7]		T16	PCIGNTN[3]	

Table 20 RC32434 Pinout (Part 2 of 2)

Signal Name	I/O Type	Location	Signal Category
DDRADDR[0]	O	P14	DDR Bus
DDRADDR[1]	O	R16	
DDRADDR[2]	O	P15	
DDRADDR[3]	O	N15	
DDRADDR[4]	O	N14	
DDRADDR[5]	O	N13	
DDRADDR[6]	O	M15	
DDRADDR[7]	O	M16	
DDRADDR[8]	O	L16	
DDRADDR[9]	O	L13	
DDRADDR[10]	O	K15	
DDRADDR[11]	O	K14	
DDRADDR[12]	O	K16	
DDRADDR[13]	O	E15	
DDRBA[0]	O	N16	
DDRBA[1]	O	M14	
DDRCASN	O	L15	
DDRCKE	O	K13	
DDRCKN	O	J13	
DDRCKP	O	J15	
DDRCSN	O	P16	
DDRDATA[0]	I/O	C16	
DDRDATA[1]	I/O	D16	
DDRDATA[2]	I/O	D14	
DDRDATA[3]	I/O	D15	
DDRDATA[4]	I/O	E16	
DDRDATA[5]	I/O	E14	
DDRDATA[6]	I/O	E13	
DDRDATA[7]	I/O	F16	
DDRDATA[8]	I/O	F14	
DDRDATA[9]	I/O	F13	
DDRDATA[10]	I/O	G15	
DDRDATA[11]	I/O	G16	
DDRDATA[12]	I/O	H15	
DDRDATA[13]	I/O	H16	
DDRDATA[14]	I/O	H14	

Table 24 RC32434 Alphabetical Signal List (Part 2 of 7)

