

Welcome to [E-XFL.COM](#)

Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

| | |
|---------------------------------|---|
| Product Status | Obsolete |
| Core Processor | MIPS32 |
| Number of Cores/Bus Width | 1 Core, 32-Bit |
| Speed | 350MHz |
| Co-Processors/DSP | - |
| RAM Controllers | DDR |
| Graphics Acceleration | No |
| Display & Interface Controllers | - |
| Ethernet | 10/100Mbps (1) |
| SATA | - |
| USB | - |
| Voltage - I/O | 3.3V |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Security Features | - |
| Package / Case | 256-LBGA |
| Supplier Device Package | 256-CABGA (17x17) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/79rc32h434-350bc |

DMA Controller

The DMA controller consists of 6 independent DMA channels, all of which operate in exactly the same manner. The DMA controller off-loads the CPU core from moving data among the on-chip interfaces, external peripherals, and memory. The controller supports scatter/gather DMA with no alignment restrictions, making it appropriate for communications and graphics systems.

UART Interface

The RC32434 contains a serial channel (UART) that is compatible with the industry standard 16550 UART.

I²C Interface

The standard I2C interface allows the RC32434 to connect to a number of standard external peripherals for a more complete system solution. The RC32434 supports both master and slave operations.

General Purpose I/O Controller

The RC32434 has 14 general purpose input/output pins. Each pin may be used as an active high or active low level interrupt or non-maskable interrupt input, and each signal may be used as a bit input or output port.

System Integrity Functions

The RC32434 contains a programmable watchdog timer that generates a non-maskable interrupt (NMI) when the counter expires and also contains an address space monitor that reports errors in response to accesses to undecoded address regions.

Thermal Considerations

The RC32434 is guaranteed in an ambient temperature range of 0° to +70° C for commercial temperature devices and - 40° to +85° for industrial temperature devices.

Revision History

November 3, 2003: Initial publication. Preliminary Information.

December 15, 2003: Final version. In Table 7, changed maximum value for Tskew in 266MHz category and changed values for Tdo in all speed grades for signals DDRADDR, etc. In Table 8, changed minimum values in all speed grades for all Tdo signals and for Tsu and Tzd in MDATA[7:0]. In Table 16, added reference to Power Considerations document. In Table 17, added 2 rows under PCI and Notes 1 and 2.

January 5, 2004: In Table 19, Pin F6 was changed from Vcc I/O to Vss. In Table 23, pin F6 was deleted from the Vcc I/O row and added to the Vss row.

January 27, 2004: In Table 3, revised description for MADDR[3:0] and changed 4096 cycles to 4000 for MADDR[7]. (Note: MADDR was incorrectly labeled as MDATA in previous data sheet.)

March 29, 2004: Added Standby mode to Table 16, Power Consumption.

April 19, 2004: Added the I²C feature. In Table 20, pin L1 becomes SDA and pin L2 becomes SCL.

May 25, 2004: In Table 9, signals MIIRXCLK and MIITXCLK, the Min and Max values for Thigh/Tlow_9c were changed to 140 and 260 respectively and the Min and Max values for Thigh/Tlow_9d were changed to 14.0 and 26.0 respectively.

December 8, 2005: In Table 18, corrected error for Capacitance Max value from 8.0 to 10.5.

January 19, 2006: Removed all references to NVRAM.

Pin Description Table

The following table lists the functions of the pins provided on the RC32434. Some of the functions listed may be multiplexed onto the same pin.

The active polarity of a signal is defined using a suffix. Signals ending with an "N" are defined as being active, or asserted, when at a logic zero (low) level. All other signals (including clocks, buses, and select lines) will be interpreted as being active, or asserted, when at a logic one (high) level.

| Signal | Type | Name/Description |
|----------------------------------|------|---|
| Memory and Peripheral Bus | | |
| BDIRN | O | External Buffer Direction. Controls the direction of the external data bus buffer for the memory and peripheral bus. If the RC32434 memory and peripheral bus is connected to the A side of a transceiver, such as an IDT74FCT245, then this pin may be directly connected to the direction control (e.g., BDIR) pin of the transceiver. |
| BOEN | O | External Buffer Enable. This signal provides an output enable control for an external buffer on the memory and peripheral data bus. |
| WEN | O | Write Enables. This signal is the memory and peripheral bus write enable signal. |
| CSN[3:0] | O | Chip Selects. These signals are used to select an external device on the memory and peripheral bus. |
| MADDR[21:0] | O | Address Bus. 22-bit memory and peripheral bus address bus. MADDR[25:22] are available as GPIO alternate functions. |
| MDATA[7:0] | I/O | Data Bus. 8-bit memory and peripheral data bus. During a cold reset, these pins function as inputs that are used to load the boot configuration vector. |
| OEN | O | Output Enable. This signal is asserted when data should be driven by an external device on the memory and peripheral bus. |
| RWN | O | Read Write. This signal indicates whether the transaction on the memory and peripheral bus is a read transaction or a write transaction. A high level indicates a read from an external device. A low level indicates a write to an external device. |
| WAITACKN | I | Wait or Transfer Acknowledge. When configured as wait, this signal is asserted during a memory and peripheral bus transaction to extend the bus cycle. When configured as a transfer acknowledge, this signal is asserted during a transaction to signal the completion of the transaction. |
| DDR Bus | | |
| DDRADDR[13:0] | O | DDR Address Bus. 14-bit multiplexed DDR address bus. This bus is used to transfer the addresses to the DDR devices. |
| DDRBA[1:0] | O | DDR Bank Address. These signals are used to transfer the bank address to the DDRs. |
| DDRCASN | O | DDR Column Address Strobe. This signal is asserted during DDR transactions. |
| DDRCKE | O | DDR Clock Enable. The DDR clock enable signal is asserted during normal DDR operation. This signal is negated following a cold reset or during a power down operation. |
| DDRCKN | O | DDR Negative DDR clock. This signal is the negative clock of the differential DDR clock pair. |

Table 1 Pin Description (Part 1 of 6)

| Function | Pin Name | Type | Buffer | I/O Type | Internal Resistor | Notes ¹ |
|---------------------|-------------|------|--------|-----------------|-------------------|--------------------|
| Ethernet Interfaces | MIICL | I | LVTTL | STI | pull-down | |
| | MIICRS | I | LVTTL | STI | pull-down | |
| | MIIRXCLK | I | LVTTL | STI | pull-up | |
| | MIIRXD[3:0] | I | LVTTL | STI | pull-up | |
| | MIIRXDV | I | LVTTL | STI | pull-down | |
| | MIIRXER | I | LVTTL | STI | pull-down | |
| | MIITXCLK | I | LVTTL | STI | pull-up | |
| | MIITXD[3:0] | O | LVTTL | Low Drive | | |
| | MIITXENP | O | LVTTL | Low Drive | | |
| | MIITXER | O | LVTTL | Low Drive | | |
| | MIIMDC | O | LVTTL | Low Drive | | |
| | MIIMDIO | I/O | LVTTL | Low Drive | pull-up | |
| EJTAG / JTAG | JTAG_TMS | I | LVTTL | STI | pull-up | |
| | EJTAG_TMS | I | LVTTL | STI | pull-up | |
| | JTAG_TRST_N | I | LVTTL | STI | pull-up | |
| | JTAG_TCK | I | LVTTL | STI | pull-up | |
| | JTAG_TDO | O | LVTTL | Low Drive | | |
| | JTAG_TDI | I | LVTTL | STI | pull-up | |
| System | CLK | I | LVTTL | STI | | |
| | EXTBCV | I | LVTTL | STI | pull-down | |
| | EXTCLK | O | LVTTL | High Drive | | |
| | COLDRSTN | I | LVTTL | STI | | |
| | RSTN | I/O | LVTTL | Low Drive / STI | pull-up | pull-up on board |

Table 2 Pin Characteristics (Part 2 of 2)

¹. External pull-up required in most system applications. Some applications may require additional pull-ups not identified in this table.

². Use a 2.2K pull-up resistor for I2C pins.

| Signal | Name/Description |
|--------------|--|
| MADDR[11] | Disable Watchdog Timer. When this bit is set, the watchdog timer is disabled following a cold reset. 0x0 - Watchdog timer enabled 0x1 - Watchdog timer disabled |
| MADDR[13:12] | Reserved. These pins must be driven low during boot configuration. |
| MADDR[15:14] | Reserved. Must be set to zero. |

Table 3 Boot Configuration Encoding (Part 2 of 2)

AC Timing Characteristics

(Values given below are based on systems running at recommended operating temperatures and supply voltages, shown in Tables 15 and 16.)

| Signal | Symbol | Reference Edge | 266MHz | | 300MHz | | 350MHz | | 400MHz | | Unit | Condi- tions | Timing Diagram Reference |
|------------------------------|---------------------|---------------------|--------|--------|--------|--------|--------|--------|--------|--------|------|-----------------|--------------------------------|
| | | | Min | Max | Min | Max | Min | Max | Min | Max | | | |
| Reset | | | | | | | | | | | | | |
| COLDRSTN ¹ | Tpw_6a ² | none | OSC | — | OSC | — | OSC | — | OSC | — | ms | Cold reset | See Figures 4 and 5. |
| | Trise_6a | none | — | 5.0 | — | 5.0 | — | 5.0 | — | 5.0 | ns | Cold reset | |
| RSTN ³ (input) | Tpw_6b ² | none | 2(CLK) | — | 2(CLK) | — | 2(CLK) | — | 2(CLK) | — | ns | Warm reset | |
| RSTN ³ (output) | Tdo_6c | COLDRSTN falling | — | 15.0 | — | 15.0 | — | 15.0 | — | 15.0 | ns | Cold reset | |
| MADDR[15:0] (boot vector) | Tdz_6d ² | COLDRSTN falling | — | 30.0 | — | 30.0 | — | 30.0 | — | 30.0 | ns | Cold reset | |
| | Tdz_6d ² | RSTN falling | — | 5(CLK) | — | 5(CLK) | — | 5(CLK) | — | 5(CLK) | ns | Warm reset | |
| | Tzd_6d ² | RSTN rising | 2(CLK) | — | 2(CLK) | — | 2(CLK) | — | 2(CLK) | — | ns | Warm reset | |

Table 6 Reset and System AC Timing Characteristics

¹. The COLDNSTN minimum pulse width is the oscillator stabilization time (OSC) with V_{CC} stable.

². The values for this symbol were determined by calculation, not by testing.

³. RSTN is a bidirectional signal. It is treated as an asynchronous input.




Figure 5 Externally Initiated Warm Reset AC Timing Waveform

| Signal | Symbol | Reference Edge | 266MHz | | 300MHz | | 350MHz | | 400MHz | | Unit | Timing Diagram Reference |
|--|---------------------|----------------|--------|------|--------|------------------|--------|-----|--------|-----|------|--------------------------|
| | | | Min | Max | Min | Max | Min | Max | Min | Max | | |
| Memory Bus - DDR Access | | | | | | | | | | | | |
| DDRDATA[15:0] | Tskew_7g | DDRDOQSx | 0 | 0.9 | 0 | 0.8 ¹ | 0 | 0.7 | 0.0 | 0.6 | ns | See Figures 6 and 7. |
| | Tdo_7k ² | | 1.2 | 1.9 | 1.0 | 1.7 | 0.7 | 1.5 | 0.5 | 1.4 | ns | |
| DDRDM[1:0] | Tdo_7l | DDRDOQSx | 1.2 | 1.9 | 1.0 | 1.7 | 0.7 | 1.5 | 0.5 | 1.4 | ns | |
| DDRDOQS[1:0] | Tdo_7i | DDRCKP | -0.75 | 0.75 | -0.75 | 0.75 | -0.7 | 0.7 | -0.7 | 0.7 | ns | |
| DDRADDR[13:0], DDRBA[1:0], DDRCASN, DDRCKE, DDRCASN, DDRRASN, DDRWEN | Tdo_7m | DDRCKP | 1.0 | 4.0 | 1.0 | 4.3 | 1.0 | 4.0 | 1.0 | 4.0 | ns | |

Table 7 DDR SDRAM Timing Characteristics

¹ Meets DDR timing requirements for 150MHz clock rate DDR SDRAMs with 300 ps remaining margin to compensate for PCB propagation mismatches, which is adequate to guarantee functional timing, provided the RC32434 DDR layout guidelines are adhered to.

² Setup times are calculated as applicable clock period - Tdo max. For example, if the DDR is running at 266MHz, it uses a 133MHz input clock. The period for a 133MHz clock is 7.5ns. If the Tdo max value is 4.6ns, the T_{IS} parameter is 7.5ns minus 4.6ns = 2.9ns. The DDR spec for this parameter is 1ns, so there is 1.9ns of slack left over for board propagation. Calculations for T_{DS} are similar, but since this parameter is taken relative to the DDRDOQS signals, which are referenced on both edges, the effective period with a 133MHz input clock is only 3.75ns. So, if the max Tdo is 1.9ns, we have 3.75ns minus 1.9ns = 1.85ns for T_{DS}. The DDR data sheet specs a value of 0.5ns for 266MHz, so this leaves 1.35ns slack for board propagation delays.




Figure 7 DDR SDRAM Timing Waveform — Write Access

| Signal | Symbol | Reference Edge | 266MHz | | 300MHz | | 350MHz | | 400MHz | | Unit | Condi-tions | Timing Diagram Reference |
|--|---------------------|----------------|--------|-----|--------|-----|--------|-----|--------|-----|------|-------------|--------------------------|
| | | | Min | Max | Min | Max | Min | Max | Min | Max | | | |
| Memory and Peripheral Bus ¹ | | | | | | | | | | | | | See Figures 8 and 9. |
| MADDR[21:0] | Tdo_8a | EXTCLK rising | 0.4 | 4.5 | 0.4 | 4.5 | 0.4 | 4.5 | 0.4 | 4.5 | ns | | |
| | Tdz_8a ² | | — | — | — | — | — | — | — | — | ns | | |
| | Tzd_8a ² | | — | — | — | — | — | — | — | — | ns | | |
| MADDR[25:22] | Tdo_8b | EXTCLK rising | 0.4 | 4.5 | 0.4 | 4.5 | 0.4 | 4.5 | 0.4 | 4.5 | ns | | |
| | Tdz_8b ² | | — | — | — | — | — | — | — | — | ns | | |
| | Tzd_8b ² | | — | — | — | — | — | — | — | — | ns | | |

Table 8 Memory and Peripheral Bus AC Timing Characteristics (Part 1 of 2)




Figure 9 Memory and Peripheral Bus AC Timing Waveform — Write Access




Figure 10 Ethernet AC Timing Waveform

| Signal | Symbol | Reference Edge | 266MHz | | 300MHz | | 350MHz | | 400MHz | | Unit | Condi-tions | Timing Diagram Reference |
|--|----------------------|-----------------|------------|------|------------|------|------------|------|------------|------|------|-------------|--------------------------|
| | | | Min | Max | Min | Max | Min | Max | Min | Max | | | |
| PCI ¹ | | | | | | | | | | | | | |
| PCICLK ² | Tper_10a | none | 15.0 | 30.0 | 15.0 | 30.0 | 15.0 | 30.0 | 15.0 | 30.0 | ns | 66 MHz PCI | See Figure 11. |
| | Thigh_10a, Tlow_10a | | 6.0 | — | 6.0 | — | 6.0 | — | 6.0 | — | ns | | |
| | Tslew_10a | | 1.5 | 4.0 | 1.5 | 4.0 | 1.5 | 4.0 | 1.5 | 4.0 | V/ns | | |
| PCIAD[31:0], PCIBEN[3:0], PCIDEVSELN, PCIFRAMEN, PCIIRDYN, PCIOCKN, PCIPAR, PCIPERRN, PCIS-TOPN, PCITRDY | Tsu_10b | PCICLK rising | 3.0 | — | 3.0 | — | 3.0 | — | 3.0 | — | ns | | |
| | Thld_10b | | 0 | — | 0 | — | 0 | — | 0 | — | ns | | |
| | Tdo_10b | | 2.0 | 6.0 | 2.0 | 6.0 | 2.0 | 6.0 | 2.0 | 6.0 | ns | | |
| | Tdz_10b ³ | | — | 14.0 | — | 14.0 | — | 14.0 | — | 14.0 | ns | | |
| | Tzd_10b ³ | | 2.0 | — | 2.0 | — | 2.0 | — | 2.0 | — | ns | | |
| PCIGNTN[3:0], PCIREQN[3:0] | Tsu_10c | PCICLK rising | 5.0 | — | 5.0 | — | 5.0 | — | 5.0 | — | ns | | |
| | Thld_10c | | 0 | — | 0 | — | 0 | — | 0 | — | ns | | |
| | Tdo_10c | | 2.0 | 6.0 | 2.0 | 6.0 | 2.0 | 6.0 | 2.0 | 6.0 | ns | | |
| PCIRSTN (output) ⁴ | Tpw_10d ³ | None | 4000 (CLK) | — | 4000 (CLK) | — | 4000 (CLK) | — | 4000 (CLK) | — | ns | | See Figures 15 and 16 |
| PCIRSTN (input) ^{4,5} | Tpw_10e ³ | None | 2(CLK) | — | 2(CLK) | — | 2(CLK) | — | 2(CLK) | — | ns | | |
| | Tdz_10e ³ | PCIRSTN falling | 6(CLK) | — | 6(CLK) | — | 6(CLK) | — | 6(CLK) | — | ns | | |
| PCISERRN ⁶ | Tsu_10f | PCICLK rising | 3.0 | — | 3.0 | — | 3.0 | — | 3.0 | — | ns | | See Figure 11 |
| | Thld_10f | | 0 | — | 0 | — | 0 | — | 0 | — | ns | | |
| | Tdo_10f | | 2.0 | 6.0 | 2.0 | 6.0 | 2.0 | 6.0 | 2.0 | 6.0 | ns | | |
| PCIMUINTN ⁶ | Tdo_10g | PCICLK rising | 4.7 | 11.1 | 4.7 | 11.1 | 4.7 | 11.1 | 4.7 | 11.1 | ns | | |

Table 10 PCI AC Timing Characteristics

¹. This PCI interface conforms to the PCI Local Bus Specification, Rev 2.2.

². PCICLK must be equal to or less than two times ICLK ($PCICLK \leq 2(ICLK)$) with a maximum PCICLK of 66 MHz.

³. The values for this symbol were determined by calculation, not by testing.

⁴. PCIRSTN is an output in host mode and an input in satellite mode.

⁵. To meet the PCI delay specification from reset asserted to outputs floating, the PCI reset should be logically combined with the COLDSTN input, instead of input on PCIRSTN.

⁶. PCISERRN and PCIMUINTN use open collector I/O types.




Figure 11 PCI AC Timing Waveform




Figure 12 PCI AC Timing Waveform — PCI Reset in Host Mode




Figure 13 PCI AC Timing Waveform — PCI Reset in Satellite Mode

| Signal | Symbol | Reference Edge | 266MHz | | 300MHz | | 350MHz | | 400MHz | | Unit | Conditions | Timing Diagram Reference |
|--|---------------------|----------------|--------|------|--------|------|--------|------|--------|------|------|------------|--------------------------|
| | | | Min | Max | Min | Max | Min | Max | Min | Max | | | |
| I ² C ¹ | | | | | | | | | | | | | |
| SCL | Frequency | none | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 | kHz | 100 KHz | See Figure 14. |
| | Thigh_12a, Tlow_12a | | 4.0 | — | 4.0 | — | 4.0 | — | 4.0 | — | μs | | |
| | Trise_12a | | — | 1000 | — | 1000 | — | 1000 | — | 1000 | ns | | |
| | Tfall_12a | | — | 300 | — | 300 | — | 300 | — | 300 | ns | | |
| SDA | Tsu_12b | SCL rising | 250 | — | 250 | — | 250 | — | 250 | — | ns | | |
| | Thld_12b | | 0 | 3.45 | 0 | 3.45 | 0 | 3.45 | 0 | 3.45 | μs | | |
| | Trise_12b | | — | 1000 | — | 1000 | — | 1000 | — | 1000 | ns | | |
| | Tfall_12b | | — | 300 | — | 300 | — | 300 | — | 300 | ns | | |
| Start or repeated start condition | Tsu_12c | SDA falling | 4.7 | — | 4.7 | — | 4.7 | — | 4.7 | — | μs | | |
| | Thld_12c | | 4.0 | — | 4.0 | — | 4.0 | — | 4.0 | — | μs | | |
| Stop condition | Tsu_12d | SDA rising | 4.0 | — | 4.0 | — | 4.0 | — | 4.0 | — | μs | | |
| Bus free time between a stop and start condition | Tdelay_12e | | 4.7 | — | 4.7 | — | 4.7 | — | 4.7 | — | μs | | |
| SCL | Frequency | none | 0 | 400 | 0 | 400 | 0 | 400 | 0 | 400 | kHz | 400 KHz | |
| | Thigh_12a, Tlow_12a | | 0.6 | — | 0.6 | — | 0.6 | — | 0.6 | — | μs | | |
| | Trise_12a | | — | 300 | — | 300 | — | 300 | — | 300 | ns | | |
| | Tfall_12a | | — | 300 | — | 300 | — | 300 | — | 300 | ns | | |
| SDA | Tsu_12b | SCL rising | 100 | — | 100 | — | 100 | — | 100 | — | ns | | |
| | Thld_12b | | 0 | 0.9 | 0 | 0.9 | 0 | 0.9 | 0 | 0.9 | μs | | |
| | Trise_12b | | — | 300 | — | 300 | — | 300 | — | 300 | ns | | |
| | Tfall_12ba | | — | 300 | — | 300 | — | 300 | — | 300 | ns | | |

Table 11 I²C AC Timing Characteristics (Part 1 of 2)

| Signal | Symbol | Reference Edge | 266MHz | | 300MHz | | 350MHz | | 400MHz | | Unit | Condi-tions | Timing Diagram Reference |
|------------------|---------------------|-----------------------|---------|--------|---------|--------|---------|--------|---------|--------|------|-------------|-----------------------------|
| | | | Min | Max | Min | Max | Min | Max | Min | Max | | | |
| SPI ¹ | | | | | | | | | | | | | |
| SCK | Tper_15a | None | 100 | 166667 | 100 | 166667 | 100 | 166667 | 100 | 166667 | ns | SPI | See Figures 16, 17, and 18. |
| | Thigh_15a, Tlow_15a | | 40 | 83353 | 40 | 83353 | 40 | 83353 | 40 | 83353 | ns | SPI | |
| SDI | Tsu_15b | SCK rising or falling | 60 | — | 60 | — | 60 | — | 60 | — | ns | SPI | See Figures 16, 17, and 18. |
| | Thld_15b | | 60 | — | 60 | — | 60 | — | 60 | — | ns | SPI | |
| SDO | Tdo_15c | SCK rising or falling | 0 | 60 | 0 | 60 | 0 | 60 | 0 | 60 | ns | SPI | |
| SCK, SDI, SDO | Tpw_15e | None | 2(ICLK) | — | 2(ICLK) | — | 2(ICLK) | — | 2(ICLK) | — | ns | Bit I/O | |

Table 13 SPI AC Timing Characteristics

¹ In SPI mode, the SCK period and sampling edge are programmable. In PCI mode, the SCK period is fixed and the sampling edge is rising.




Figure 16 SPI AC Timing Waveform — Clock Polarity 0, Clock Phase 0




Figure 17 SPI AC Timing Waveform — Clock Polarity 0, Clock Phase 1

Using the EJTAG Probe

In Figure 20, the pull-up resistors for JTAG_TDO and RST*, the pull-down resistor for JTAG_TRST_N, and the series resistor for JTAG_TDO must be adjusted to the specific design. However, the recommended pull-up/down resistor is 1.0 k Ω because a low value reduces crosstalk on the cable to the connector, allowing higher JTAG_TCK frequencies. A typical value for the series resistor is 33 Ω . Recommended resistor values have $\pm 5\%$ tolerance.

If a probe is used, the pull-up resistor on JTAG_TDO must ensure that the JTAG_TDO level is high when no probe is connected and the JTAG_TDO output is tri-stated. This requirement allows reliable connection of the probe if it is hooked-up when the power is already on (hot plug). The pull-up resistor value of around 47 k Ω should be sufficient. Optional diodes to protect against overshoot and undershoot voltage can be added on the signals of the chip with EJTAG.

If a probe is used, the RST* signal must have a pull-up resistor because it is controlled by an open-collector (OC) driver in the probe, and thus is actively pulled low only. The pull-up resistor is responsible for the high value when not driven by the probe of 25pF. The input on the target system reset circuit must be able to accept the rise time when the pull-up resistor charges the capacitance to a high logical level. Vcc I/O must connect to a voltage reference that drops rapidly to below 0.5V when the target system loses power, even with a capacitive load of 25pF. The probe can thus detect the lost power condition.

For additional information on EJTAG, refer to Chapter 17 of the RC32434 User Reference Manual.

Phase-Locked Loop (PLL)

The phase-locked loop (PLL) multiplies the external oscillator input (pin CLK) according to the parameter provided by the boot configuration vector to create the processor clock (PCLK). Inherently, PLL circuits are only capable of generating clock frequencies within a limited range.

PLL Filters

It is recommended that the system designer provide a filter network of passive components for the PLL analog and digital power supplies. The PLL circuit power and PLL circuit ground should be isolated from power and ground with a filter circuit such as the one shown in Figure 21. Because the optimum values for the filter components depend upon the application and the system noise environment, these values should be considered as starting points for further experimentation within your specific application.




Figure 21 PLL Filter Circuit for Noisy Environments

Absolute Maximum Ratings

| Symbol | Parameter | Min ¹ | Max ¹ | Unit |
|------------------------------|---|------------------|----------------------------|------|
| V _{CC} I/O | I/O supply except for SSTL_2 ² | -0.6 | 4.0 | V |
| V _{CC} SI/O (DDR) | I/O supply for SSTL_2 ² | -0.6 | 4.0 | V |
| V _{CC} Core | Core Supply Voltage | -0.6 | 2.0 | V |
| V _{CC} PLL | PLL supply (digital) | -0.6 | 2.0 | V |
| V _{CC} APLL | PLL supply (analog) | -0.6 | 4.0 | V |
| V _{in} I/O | I/O Input Voltage except for SSTL_2 | -0.6 | V _{CC} I/O + 0.5 | V |
| V _{in} SI/O | I/O Input Voltage for SSTL_2 | -0.6 | V _{CC} SI/O + 0.5 | V |
| T _a Industrial | Ambient Operating Temperature | -40 | +85 | °C |
| T _a Commercial | Ambient Operating Temperature | 0 | +70 | °C |
| T _s | Storage Temperature | -40 | +125 | °C |

Table 19 Absolute Maximum Ratings

¹. Functional and tested operating conditions are given in Table 15. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.

². SSTL_2 I/Os are used to connect to DDR SDRAM.

Package Pin-out — 256-BGA Signal Pinout for the RC32434

The following table lists the pin numbers, signal names, and number of alternate functions for the RC32434 device. Signal names ending with an “_n” or “n” are active when low.

| Pin | Function | Alt | Pin | Function | Alt | Pin | Function | Alt | Pin | Function | Alt |
|-----|----------------------|-----|-----|----------------------|-----|-----|----------------------|-----|-----|------------|-----|
| A1 | RWN | | E1 | MIIRXD[3] | | J1 | GPIO[3] | 1 | N1 | PCIAD[29] | |
| A2 | OEN | | E2 | MIIRXD[2] | | J2 | JTAG_TCK | | N2 | PCIAD[28] | |
| A3 | CSN[2] | | E3 | MIITXD[0] | | J3 | GPIO[2] | 1 | N3 | PCIAD[30] | |
| A4 | CSN[0] | | E4 | MIITXD[1] | | J4 | EJTAG_TMS | | N4 | PCIAD[18] | |
| A5 | MADDR[10] | | E5 | V _{cc} I/O | | J5 | V _{cc} CORE | | N5 | PCIREQN[1] | |
| A6 | MDATA[6] | | E6 | V _{cc} I/O | | J6 | V _{ss} | | N6 | PCIREQN[2] | |
| A7 | GPIO[7] | 1 | E7 | V _{cc} I/O | | J7 | V _{ss} | | N7 | PCIIRDYN | |
| A8 | GPIO[4] | 1 | E8 | V _{cc} CORE | | J8 | V _{ss} | | N8 | PCILOCKN | |
| A9 | MADDR[16] | | E9 | V _{cc} CORE | | J9 | V _{ss} | | N9 | PCIPERRN | |
| A10 | MADDR[13] | | E10 | V _{cc} I/O | | J10 | V _{ss} | | N10 | PCIAD[15] | |
| A11 | V _{ss} PLL | | E11 | V _{cc} DDR | | J11 | V _{cc} CORE | | N11 | PCIAD[11] | |
| A12 | JTAG_TDI | | E12 | V _{cc} DDR | | J12 | V _{cc} CORE | | N12 | PCICBEN[0] | |
| A13 | MADDR[9] | | E13 | DDRDATA[6] | | J13 | DDRCKN | | N13 | DDRADDR[5] | |
| A14 | MADDR[7] | | E14 | DDRDATA[5] | | J14 | DDRVREF | | N14 | DDRADDR[4] | |
| A15 | MADDR[5] | | E15 | DDRADDR[13] | | J15 | DDRCKP | | N15 | DDRADDR[3] | |
| A16 | MADDR[2] | | E16 | DDRDATA[4] | | J16 | DDRQDS[0] | | N16 | DDRBA[0] | |
| B1 | BOEN | | F1 | MIITXD[2] | | K1 | JTG_TDO | | P1 | PCIAD[27] | |
| B2 | RSTN | | F2 | MIIRXCLK | | K2 | SCK | | P2 | PCIAD[26] | |
| B3 | CSN[3] | | F3 | MIITXD[3] | | K3 | Reserved | | P3 | GPIO[10] | 1 |
| B4 | CSN[1] | | F4 | MIITXENP | | K4 | SDO | | P4 | PCIAD[20] | |
| B5 | MADDR[11] | | F5 | V _{cc} I/O | | K5 | V _{cc} I/O | | P5 | PCIREQN[3] | |
| B6 | MDATA[1] | | F6 | V _{ss} | | K6 | V _{cc} I/O | | P6 | PCIREQN[0] | |
| B7 | MDATA[4] | | F7 | V _{ss} | | K7 | V _{ss} | | P7 | PCIFRAMEN | |
| B8 | GPIO[5] | 1 | F8 | V _{ss} | | K8 | V _{ss} | | P8 | PCISTOPN | |
| B9 | MADDR[17] | | F9 | V _{cc} CORE | | K9 | V _{ss} | | P9 | PCISERRN | |
| B10 | MADDR[12] | | F10 | V _{ss} | | K10 | V _{ss} | | P10 | PCIAD[14] | |
| B11 | V _{cc} PLL | | F11 | V _{ss} | | K11 | V _{ss} | | P11 | PCIAD[10] | |
| B12 | V _{ss} APLL | | F12 | V _{cc} DDR | | K12 | V _{cc} DDR | | P12 | PCIAD[7] | |
| B13 | MADDR[8] | | F13 | DDRDATA[9] | | K13 | DDRCKE | | P13 | PCIAD[4] | |
| B14 | MADDR[6] | | F14 | DDRDATA[8] | | K14 | DDRADDR[11] | | P14 | DDRADDR[0] | |
| B15 | MADDR[3] | | F15 | DDRDM[0] | | K15 | DDRADDR[10] | | P15 | DDRADDR[2] | |
| B16 | MADDR[1] | | F16 | DDRDATA[7] | | K16 | DDRADDR[12] | | P16 | DDRCSN | |
| C1 | EXTCLK | | G1 | MIIRXDV | | L1 | SDA | | R1 | PCIAD[25] | |

Table 20 RC32434 Pinout (Part 1 of 2)

RC32434 Ground Pins

| V _{SS} | V _{SS} | V _{SS} PLL |
|-----------------|-----------------|---------------------|
| F6 | J6 | A11, B12 |
| F7 | J7 | |
| F8 | J8 | |
| F10 | J9 | |
| F11 | J10 | |
| G6 | K7 | |
| G7 | K8 | |
| G8 | K9 | |
| G9 | K10 | |
| G10 | K11 | |
| G11 | L6 | |
| H7 | L7 | |
| H8 | L9 | |
| H9 | L10 | |
| H10 | L11 | |
| H11 | | |

Table 23 RC32434 Ground Pins

RC32434 Signals Listed Alphabetically

The following table lists the RC32434 pins in alphabetical order.

| Signal Name | I/O Type | Location | Signal Category |
|-------------|----------|----------|---------------------------|
| BDIRN | O | C2 | Memory and Peripheral Bus |
| BOEN | O | B1 | |
| CLK | I | C13 | System |
| COLDRSTN | I | C3 | |
| CSN[0] | O | A4 | Memory and Peripheral Bus |
| CSN[1] | O | B4 | |
| CSN[2] | O | A3 | |
| CSN[3] | O | B3 | |

Table 24 RC32434 Alphabetical Signal List (Part 1 of 7)

| Signal Name | I/O Type | Location | Signal Category |
|-------------|----------|----------|-----------------|
| DDRADDR[0] | O | P14 | DDR Bus |
| DDRADDR[1] | O | R16 | |
| DDRADDR[2] | O | P15 | |
| DDRADDR[3] | O | N15 | |
| DDRADDR[4] | O | N14 | |
| DDRADDR[5] | O | N13 | |
| DDRADDR[6] | O | M15 | |
| DDRADDR[7] | O | M16 | |
| DDRADDR[8] | O | L16 | |
| DDRADDR[9] | O | L13 | |
| DDRADDR[10] | O | K15 | |
| DDRADDR[11] | O | K14 | |
| DDRADDR[12] | O | K16 | |
| DDRADDR[13] | O | E15 | |
| DDRBA[0] | O | N16 | |
| DDRBA[1] | O | M14 | |
| DDRCASN | O | L15 | |
| DDRCKE | O | K13 | |
| DDRCKN | O | J13 | |
| DDRCKP | O | J15 | |
| DDRCASN | O | P16 | |
| DDRDATA[0] | I/O | C16 | |
| DDRDATA[1] | I/O | D16 | |
| DDRDATA[2] | I/O | D14 | |
| DDRDATA[3] | I/O | D15 | |
| DDRDATA[4] | I/O | E16 | |
| DDRDATA[5] | I/O | E14 | |
| DDRDATA[6] | I/O | E13 | |
| DDRDATA[7] | I/O | F16 | |
| DDRDATA[8] | I/O | F14 | |
| DDRDATA[9] | I/O | F13 | |
| DDRDATA[10] | I/O | G15 | |
| DDRDATA[11] | I/O | G16 | |
| DDRDATA[12] | I/O | H15 | |
| DDRDATA[13] | I/O | H16 | |
| DDRDATA[14] | I/O | H14 | |

Table 24 RC32434 Alphabetical Signal List (Part 2 of 7)

| Signal Name | I/O Type | Location | Signal Category |
|-------------|----------|----------|---------------------------|
| MIICL | I | D2 | Ethernet Interface |
| MIICRS | I | D3 | |
| MIIMDC | O | H2 | |
| MIIMDIO | I/O | H1 | |
| MIIRXCLK | I | F2 | |
| MIIRXD[0] | I | D1 | |
| MIIRXD[1] | I | D4 | |
| MIIRXD[2] | I | E2 | |
| MIIRXD[3] | I | E1 | |
| MIIRXDV | I | G1 | |
| MIIRXER | I | G3 | |
| MIITXCLK | I | G4 | |
| MIITXD[0] | O | E3 | |
| MIITXD[1] | O | E4 | |
| MIITXD[2] | O | F1 | |
| MIITXD[3] | O | F3 | |
| MIITXENP | O | F4 | |
| MIITXER | O | G2 | |
| OEN | O | A2 | Memory and Peripheral Bus |
| PCIAD[0] | I/O | R14 | PCI Bus Interface |
| PCIAD[1] | I/O | T14 | |
| PCIAD[2] | I/O | T13 | |
| PCIAD[3] | I/O | R13 | |
| PCIAD[4] | I/O | P13 | |
| PCIAD[5] | I/O | R12 | |
| PCIAD[6] | I/O | T12 | |
| PCIAD[7] | I/O | P12 | |
| PCIAD[8] | I/O | R11 | |
| PCIAD[9] | I/O | T11 | |
| PCIAD[10] | I/O | P11 | |
| PCIAD[11] | I/O | N11 | |
| PCIAD[12] | I/O | R10 | |
| PCIAD[13] | I/O | T10 | |
| PCIAD[14] | I/O | P10 | |
| PCIAD[15] | I/O | N10 | |
| PCIAD[16] | I/O | T5 | |

Table 24 RC32434 Alphabetical Signal List (Part 5 of 7)

| Signal Name | I/O Type | Location | Signal Category |
|-------------|----------|----------|-------------------|
| PCIAD[17] | I/O | R5 | PCI Bus Interface |
| PCIAD[18] | I/O | N4 | |
| PCIAD[19] | I/O | T4 | |
| PCIAD[20] | I/O | P4 | |
| PCIAD[21] | I/O | R4 | |
| PCIAD[22] | I/O | T3 | |
| PCIAD[23] | I/O | R3 | |
| PCIAD[24] | I/O | T1 | |
| PCIAD[25] | I/O | R1 | |
| PCIAD[26] | I/O | P2 | |
| PCIAD[27] | I/O | P1 | |
| PCIAD[28] | I/O | N2 | |
| PCIAD[29] | I/O | N1 | |
| PCIAD[30] | I/O | N3 | |
| PCIAD[31] | I/O | M2 | |
| PCIBEN[0] | I/O | N12 | |
| PCIBEN[1] | I/O | R9 | |
| PCIBEN[2] | I/O | R7 | |
| PCIBEN[3] | I/O | R2 | |
| PCICLK | I | T6 | |
| PCIDEVSELN | I/O | T8 | |
| PCIFRAMEN | I/O | P7 | |
| PCIGNTN[0] | I/O | T7 | |
| PCIGNTN[1] | I/O | T15 | |
| PCIGNTN[2] | I/O | R15 | |
| PCIGNTN[3] | I/O | T16 | |
| PCIIRDYN | I/O | N7 | |
| PCILOCKN | I/O | N8 | |
| PCIPAR | I/O | T9 | |
| PCIPERRN | I/O | N9 | |
| PCIREQN[0] | I/O | P6 | |
| PCIREQN[1] | I/O | N5 | |
| PCIREQN[2] | I/O | N6 | |
| PCIREQN[3] | I/O | P5 | |
| PCIRSTN | I/O | R6 | |
| PCISERRN | I/O | P9 | |

Table 24 RC32434 Alphabetical Signal List (Part 6 of 7)