



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	23
Program Memory Size	192KB (192K x 8)
Program Memory Type	FLASH
EEPROM Size	6K x 8
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 10x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-UFQFN Exposed Pad
Supplier Device Package	32-UFQFPN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l072kzu6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 91.	WLCSP49 recommended PCB design rules (0.4 mm pitch)	134
Table 92.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data	136
Table 93.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package mechanical data	139
Table 94.	UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat	
	package mechanical data	141
Table 95.	Thermal characteristics.	142
Table 96.	STM32L072xx ordering information scheme	144
Table 97.	Document revision history	145



# List of figures

Figure 1.	STM32L072xx block diagram	13
Figure 2.	Clock tree	25
Figure 3.	STM32L072xx LQFP100 pinout - 14 x 14 mm	37
Figure 4.	STM32L072xx UFBGA100 ballout - 7x 7 mm	38
Figure 5.	STM32L072xx LQFP64 pinout - 10 x 10 mm	39
Figure 6	STM32L072xx UEBGA64/TEBGA64 ballout - 5x 5 mm	40
Figure 7	STM32L072xx WI CSP49 ballout	41
Figure 8	STM32L072xx LOEP48 ninout - 7 x 7 mm	41
Figure 9	STM32L072xx LQEP32 ninout	42
Figure 10	STM32L072xx LG(1 02 pinout	
Figure 11		57
Figure 12		
Figure 12.		
Figure 13.		
Figure 14.		
Figure 15.		59
Figure 16.	IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from	~~
	Flash memory, Range 2, HSE, 1WS	68
Figure 17.	IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from	
	Flash memory, Range 2, HSI16, 1WS	68
Figure 18.	IDD vs VDD, at TA= 25 °C, Low-power run mode, code running	
	from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS	72
Figure 19.	IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Stop mode with RTC enabled	
	and running on LSE Low drive	73
Figure 20.	IDD vs VDD, at TA= 25/55/85/105/125 °C, Stop mode with RTC disabled,	
	all clocks off	74
Figure 21.	High-speed external clock source AC timing diagram	80
Figure 22.	Low-speed external clock source AC timing diagram	81
Figure 23.	HSE oscillator circuit diagram.	82
Figure 24.	Typical application with a 32.768 kHz crystal	83
Figure 25.	HSI16 minimum and maximum value versus temperature	84
Figure 26.	VIH/VIL versus VDD (CMOS I/Os)	94
Figure 27.	VIH/VIL versus VDD (TTL I/Os)	94
Figure 28.	I/O AC characteristics definition	97
Figure 29.	Recommended NRST pin protection	98
Figure 30.	ADC accuracy characteristics	. 101
Figure 31.	Typical connection diagram using the ADC	102
Figure 32.	Power supply and reference decoupling ( $V_{PEE+}$ not connected to $V_{DDA}$ ).	102
Figure 33	Power supply and reference decoupling ( $V_{PCC}$ connected to $V_{PDA}$ )	103
Figure 34	12-bit huffered/non-huffered DAC	106
Figure 35	SPI timing diagram - slave mode and CPHA = $0$	112
Figure 36	SPI timing diagram - slave mode and CPHA = $1^{(1)}$	112
Figure 37	SPI timing diagram master mode <sup>(1)</sup>	113
Figure 38	$l^2S$ slove timing diagram (Philips protocol) <sup>(1)</sup>	115
Figure 20	$1^{2}$ S master timing diagram (Philips protocol) <sup>(1)</sup>	. 110
Figure 39.	I S master unning uldgram (Fillings protocol) '	CII.
Figure 40.		. 11/
Figure 41.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package outline	. 110
Figure 42.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat	400
	recommenaea tootprint	. 120



# 1 Introduction

The ultra-low-power STM32L072xx are offered in 9 different package typesfrom 32 pins to 100 pins. Depending on the device chosen, different sets of peripherals are included, the description below gives an overview of the complete range of peripherals proposed in this family.

These features make the ultra-low-power STM32L072xx microcontrollers suitable for a wide range of applications:

- Gas/water meters and industrial sensors
- Healthcare and fitness equipment
- Remote control and user interface
- PC peripherals, gaming, GPS equipment
- Alarm system, wired and wireless sensors, video intercom

This STM32L072xx datasheet should be read in conjunction with the STM32L0x2xx reference manual (RM0376).

For information on the ARM<sup>®</sup> Cortex<sup>®</sup>-M0+ core please refer to the Cortex<sup>®</sup>-M0+ Technical Reference Manual, available from the www.arm.com website.

*Figure 1* shows the general block diagram of the device family.



# 2.1 Device overview

Table 2. Ultra-low-	power STM32L072xx	device features and	peripheral counts
		active icatal co alla	polipilolai ooalito

Peripheral		STM32L07 2V8	STM32L07 2KB	STM32L07 2CB	STM32L07 2VB	STM32L07 2RB	STM32L07 2KZ	STM32L07 2CZ	STM32L07 2VZ	STM32L07 2RZ
Flash (Kby	rtes)	64 Kbytes	64 Kbytes 128 Kbytes 192 Kbytes							
Data EEPR	OM (Kbytes)	3 Kbytes				6 Kt	oytes			
RAM (Kbyt	tes)					20 Kbytes				
	General- purpose					4				
Timers	Basic		2							
	LPTIMER		1							
RTC/SYST WWDG	ICK/IWDG/					1/1/1/1				
	SPI/I2S	6(4) <sup>(1)</sup> /1	4(3) <sup>(2)</sup> /0		6(4) <sup>(1)</sup> /1		4(3) <sup>(2)</sup> /0		6(4) <sup>(1)</sup> /1	
	l <sup>2</sup> C	3	2		3		2		3	
Com. interfaces	USART	4	3		4		3		4	
	LPUART			1						
	USB /(VDD_USB)	1/(1)	1/(0) <sup>(3)</sup>	1/(1)			1/(0) <sup>(3)</sup>	1/(1)		
GPIOs		84	25 <sup>(3)</sup>	40 <sup>(4)</sup>	84	51 <sup>(5)</sup>	25 <sup>(3)</sup>	40 <sup>(4)</sup>	84	51 <sup>(5)</sup>
Clocks: HSE/LSE/H	ISI/MSI/LSI	1/1/1/1								
12-bit sync Number of	chronized ADC channels	1 16	1 10	1 13 <sup>(4)</sup>	1 16	1 16 <sup>(5)</sup>	1 10	1 13 <sup>(4)</sup>	1 16	1 16 <sup>(5)</sup>
12-bit DAC Number of	channels	2 2 2								
Comparato	ors					2				
Capacitive channels	sensing	24	13 <sup>(3)</sup>	19 <sup>(4)</sup>	24	24 <sup>(5)</sup>	13 <sup>(3)</sup>	19 <sup>(4)</sup>	24	24 <sup>(5)</sup>
Max. CPU	frequency					32 MHz				
Operating	voltage		1.8 V to 3.6 V	(down to 1.65	V at power-d	own) with BO	R option 1.65	to 3.6 V witho	ut BOR option	
Operating	temperatures		-	-	Ambient ten Junction ten	nperature: –40 nperature: –40	) to +125 °C ) to +130 °C			
Packages		LQFP100 UFBGA100	UFQFPN32 LQFP32	LQFP48 WLCSP49	LQFP100 UFBGA100	LQFP64 TFBGA64	UFQFPN32 LQFP32	LQFP48 WLCSP49	LQFP100 UFBGA100	LQFP64 TFBGA64 UFBGA64

1. 4 SPI interfaces are USARTs operating in SPI master mode.

2. 3 SPI interfaces are USARTs operating in SPI master mode.

3. UFQFP32 has 2 GPIOs and 1 capacitive sensing channel less that LQFP32. However, UFQFP32 features a VDD\_USB pin while LQPF32 does not.

4. LQFP48 has three GPIOs, three ADC channels and two capacitive sensing channel less than WLCSP49.

5. TFBGA64 has one GPIO, one ADC input and one capacitive sensing channel less than LQFP64.



# 3.2 Interconnect matrix

Several peripherals are directly interconnected. This allows autonomous communication between peripherals, thus saving CPU resources and power consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep, Low-power run, Low-power sleep and Stop modes.

Interconnect source	Interconnect destination	Interconnect action	Run	Sleep	Low- power run	Low- power sleep	Stop
0.0115	TIM2,TIM21, TIM22	Timer input channel, trigger from analog signals comparison	Y	Y	Y	Y	-
	LPTIM	Timer input channel, trigger from analog signals comparison	Y	Y	Y	Y	Y
TIMx	TIMx	Timer triggered by other timer	Y	Y	Y	Y	-
DTO	TIM21	Timer triggered by Auto wake-up	Y	Y	Y	Y	-
RIC	LPTIM	Timer triggered by RTC event	Y	Y	Y	Y	Y
All clock source	TIMx	Clock source used as input channel for RC measurement and trimming	Y	Y	Y	Y	-
USB	CRS/HSI48	the clock recovery system trims the HSI48 based on USB SOF	Y	Y	-	-	-
	TIM3	3 USB_SOF is channel input for calibration		Y	-	-	-
	TIMx	Timer input channel and trigger	Υ	Y	Y	Y	-
GPIO	LPTIM	Timer input channel and trigger	Y	Y	Y	Y	Y
	ADC,DAC	Conversion trigger	Y	Y	Y	Y	-

Table 6. STM32L0xx peripherals interconnect matrix



### 3.4.3 Voltage regulator

The regulator has three operation modes: main (MR), low power (LPR) and power down.

- MR is used in Run mode (nominal regulation)
- LPR is used in the Low-power run, Low-power sleep and Stop modes
- Power down is used in Standby mode. The regulator output is high impedance, the kernel circuitry is powered down, inducing zero consumption but the contents of the registers and RAM are lost except for the standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE crystal 32 KHz oscillator, RCC\_CSR).

# 3.5 Clock management

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

Clock prescaler

To get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler.

#### • Safe clock switching

Clock sources can be changed safely on the fly in Run mode through a configuration register.

#### • Clock management

To reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.

#### • System clock source

Three different clock sources can be used to drive the master clock SYSCLK:

- 1-25 MHz high-speed external crystal (HSE), that can supply a PLL
- 16 MHz high-speed internal RC oscillator (HSI), trimmable by software, that can supply a PLLMultispeed internal RC oscillator (MSI), trimmable by software, able to generate 7 frequencies (65 kHz, 131 kHz, 262 kHz, 524 kHz, 1.05 MHz, 2.1 MHz, 4.2 MHz). When a 32.768 kHz clock source is available in the system (LSE), the MSI frequency can be trimmed by software down to a ±0.5% accuracy.

#### • Auxiliary clock source

Two ultra-low-power clock sources that can be used to drive the real-time clock:

- 32.768 kHz low-speed external crystal (LSE)
- 37 kHz low-speed internal RC (LSI), also used to drive the independent watchdog. The LSI clock can be measured using the high-speed internal RC oscillator for greater precision.

#### • RTC clock source

The LSI, LSE or HSE sources can be chosen to clock the RTC, whatever the system clock.

#### USB clock source

A 48 MHz clock trimmed through the USB SOF or LSE supplies the USB interface.





Figure 2. Clock tree



# 3.6 Low-power real-time clock and backup registers

The real time clock (RTC) and the 5 backup registers are supplied in all modes including standby mode. The backup registers are five 32-bit registers used to store 20 bytes of user application data. They are not reset by a system reset, or when the device wakes up from Standby mode.

The RTC is an independent BCD timer/counter. Its main features are the following:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format
- Automatically correction for 28, 29 (leap year), 30, and 31 day of the month
- Two programmable alarms with wake up from Stop and Standby mode capability
- Periodic wakeup from Stop and Standby with programmable resolution and period
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy
- 2 anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop and Standby modes on tamper event detection.
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop and Standby modes on timestamp event detection.

The RTC clock sources can be:

- A 32.768 kHz external crystal
- A resonator or oscillator
- The internal low-power RC oscillator (typical frequency of 37 kHz)
- The high-speed external clock

# 3.7 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions, and can be individually remapped using dedicated alternate function registers. All GPIOs are high current capable. Each GPIO output, speed can be slowed (40 MHz, 10 MHz, 2 MHz, 400 kHz). The alternate function configuration of I/Os can be locked if needed following a specific sequence in order to avoid spurious writing to the I/O registers. The I/O controller is connected to a dedicated IO bus with a toggling speed of up to 32 MHz.

# Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of 29 edge detector lines used to generate interrupt/event requests. Each line can be individually configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 84 GPIOs can be connected to the 16 configurable interrupt/event lines. The 13 other lines are connected to PVD, RTC, USB, USARTS, I2C, LPUART, LPTIMER or comparator events.



independent from the CPU clock, allowing the I2C1/I2C3 to wake up the MCU from Stop mode on address match.

Each I2C interface can be served by the DMA controller.

Refer to *Table 12* for an overview of I2C interface features.

Table 12.	STM32L072xx	l <sup>2</sup> C	implementation
-----------	-------------	------------------	----------------

I2C features <sup>(1)</sup>	I2C1	I2C2	I2C3
7-bit addressing mode	Х	Х	Х
10-bit addressing mode	Х	Х	Х
Standard mode (up to 100 kbit/s)	Х	Х	Х
Fast mode (up to 400 kbit/s)	Х	Х	Х
Fast Mode Plus with 20 mA output drive I/Os (up to 1 Mbit/s)	х	X <sup>(2)</sup>	х
Independent clock	Х	-	Х
SMBus	Х	-	Х
Wakeup from STOP	Х	-	Х

1. X = supported.

 See Table 16: STM32L072xxx pin definition on page 43 for the list of I/Os that feature Fast Mode Plus capability

# 3.17.2 Universal synchronous/asynchronous receiver transmitter (USART)

The four USART interfaces (USART1, USART2, USART4 and USART5) are able to communicate at speeds of up to 4 Mbit/s.

They provide hardware management of the CTS, RTS and RS485 driver enable (DE) signals, multiprocessor communication mode, master synchronous communication and single-wire half-duplex communication mode. USART1 and USART2 also support SmartCard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capability, auto baud rate feature and has a clock domain independent from the CPU clock, allowing to wake up the MCU from Stop mode using baudrates up to 42 Kbaud.

All USART interfaces can be served by the DMA controller.

Table 13 for the supported modes and features of USART interfaces.

USART modes/features <sup>(1)</sup>	USART1 and USART2	USART4 and USART5
Hardware flow control for modem	Х	Х
Continuous communication using DMA	Х	Х
Multiprocessor communication	Х	Х
Synchronous mode <sup>(2)</sup>	Х	Х
Smartcard mode	Х	-
Single-wire half-duplex communication	Х	Х
IrDA SIR ENDEC block	Х	-

Table 13	B. USART	implementation
----------	----------	----------------



USART modes/features <sup>(1)</sup>	USART1 and USART2	USART4 and USART5
LIN mode	Х	-
Dual clock domain and wakeup from Stop mode	Х	-
Receiver timeout interrupt	Х	-
Modbus communication	Х	-
Auto baud rate detection (4 modes)	Х	-
Driver Enable	Х	Х

Table 13. USART implementation (continued)

1. X = supported.

2. This mode allows using the USART as an SPI master.

## 3.17.3 Low-power universal asynchronous receiver transmitter (LPUART)

The devices embed one Low-power UART. The LPUART supports asynchronous serial communication with minimum power consumption. It supports half duplex single wire communication and modem operations (CTS/RTS). It allows multiprocessor communication.

The LPUART has a clock domain independent from the CPU clock. It can wake up the system from Stop mode using baudrates up to 46 Kbaud. The Wakeup events from Stop mode are programmable and can be:

- Start bit detection
- Or any received data frame
- Or a specific programmed data frame

Only a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600 baud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while having an extremely low energy consumption. Higher speed clock can be used to reach higher baudrates.

LPUART interface can be served by the DMA controller.

# 3.17.4 Serial peripheral interface (SPI)/Inter-integrated sound (I2S)

Up to two SPIs are able to communicate at up to 16 Mbits/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

The USARTs with synchronous capability can also be used as SPI master.

One standard I2S interfaces (multiplexed with SPI2) is available. It can operate in master or slave mode, and can be configured to operate with a 16-/32-bit resolution as input or output channels. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When the I2S interfaces is configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

The SPIs can be served by the DMA controller.

Refer to *Table 14* for the differences between SPI1 and SPI2.





1. The above figure shows the package top view.

2. I/O pin supplied by VDD\_USB.



1. The above figure shows the package top view.

2. I/O pin supplied by VDD\_USB.



56/17					Table 22. Alte	ernate functior	ns port H			
7			AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
	Port		SPI1/SPI2/ I2S2/USART1/2/ LPUART1/USB/ LPTIM1/TSC/ TIM2/21/22/ EVENTOUT/ SYS_AF	SPI1/SPI2/I2S2 /I2C1/TIM2/21	SPI1/SPI2/I2S2/ LPUART1/ USART5/USB/ LPTIM1/TIM2/3/ EVENTOUT/ SYS_AF	I2C1/TSC/ EVENTOUT	I2C1/USART1/2/ LPUART1/ TIM3/22/ EVENTOUT	SPI2/I2S2/I2C2/ USART1/ TIM2/21/22	I2C1/2/ LPUART1/ USART4/ UASRT5/TIM21/ EVENTOUT	I2C3/ LPUART1/ COMP1/2/ TIM3
		PH0	USB_CRS_SYNC	-	-	-	-	-	-	-
	Ť	PH1	-	-	-	-	-	-	-	-
	Por	PH9	-	-	-	-	-	-	-	-
		PH10	-	-	-	-	-	-	-	-

Symbol	Ratings	Max.	Unit
$\Sigma I_{VDD}^{(2)}$	Total current into sum of all $V_{DD}$ power lines (source) <sup>(1)</sup>	105	
$\Sigma I_{VSS}^{(2)}$	Total current out of sum of all $V_{SS}$ ground lines (sink) <sup>(1)</sup>	105	
ΣI <sub>VDD_USB</sub>	Total current into V <sub>DD_USB</sub> power lines (source)	25	
I <sub>VDD(PIN)</sub>	Maximum current into each V <sub>DD</sub> power pin (source) <sup>(1)</sup>	100	
I <sub>VSS(PIN)</sub>	Maximum current out of each $V_{SS}$ ground pin (sink) <sup>(1)</sup>	100	
I <sub>IO</sub>	Output current sunk by any I/O and control pin except FTf pins	16	
	Output current sunk by FTf pins	22	
	Output current sourced by any I/O and control pin	-16	mA
	Total output current sunk by sum of all IOs and control pins except PA11 and PA12 $^{(2)}$	90	
$\Sigma I_{IO(PIN)}$	Total output current sunk by PA11 and PA12	25	
	Total output current sourced by sum of all IOs and control pins <sup>(2)</sup>	-90	
1	Injected current on FT, FFf, RST and B pins	-5/+0 <sup>(3)</sup>	
INJ(PIN)	Injected current on TC pin	± 5 <sup>(4)</sup>	
ΣI <sub>INJ(PIN)</sub>	Total injected current (sum of all I/O and control pins) <sup>(5)</sup>	± 25	

#### Table 24. Current characteristics

1. All main power ( $V_{DD}$ ,  $V_{DDA}$ ) and ground ( $V_{SS}$ ,  $V_{SSA}$ ) pins must always be connected to the external power supply, in the permitted range.

 This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.

 Positive current injection is not possible on these I/Os. A negative injection is induced by V<sub>IN</sub><V<sub>SS</sub>. I<sub>INJ(PIN)</sub> must never be exceeded. Refer to *Table 23* for maximum allowed input voltage values.

A positive injection is induced by V<sub>IN</sub> > V<sub>DD</sub> while a negative injection is induced by V<sub>IN</sub> < V<sub>SS</sub>. I<sub>INJ(PIN)</sub> must never be exceeded. Refer to *Table 23: Voltage characteristics* for the maximum allowed input voltage values.

5. When several inputs are submitted to a current injection, the maximum  $\Sigma I_{INJ(PIN)}$  is the absolute sum of the positive and negative injected currents (instantaneous values).

Symbol	Ratings	Value	Unit
T <sub>STG</sub>	Storage temperature range	–65 to +150	°C
TJ	Maximum junction temperature	150	°C

#### Table 25. Thermal characteristics



# High-speed internal 48 MHz (HSI48) RC oscillator

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
f <sub>HSI48</sub>	Frequency		-	48	-	MHz
TRIM	HSI48 user-trimming step		0.09 <sup>(2)</sup>	0.14	0.2 <sup>(2)</sup>	%
DuCy <sub>(HSI48)</sub>	Duty cycle		45 <sup>(2)</sup>	-	55 <sup>(2)</sup>	%
ACC <sub>HSI48</sub>	Accuracy of the HSI48 oscillator (factory calibrated before CRS calibration)	T <sub>A</sub> = 25 °C	-4 <sup>(3)</sup>	-	4 <sup>(3)</sup>	%
t <sub>su(HSI48)</sub>	HSI48 oscillator startup time		-	-	6 <sup>(2)</sup>	μs
I <sub>DDA(HSI48)</sub>	HSI48 oscillator power consumption		-	330	380 <sup>(2)</sup>	μA

Table 48. HSI48 oscillator characteristics	eristics <sup>(1</sup>	character	oscillator	HSI48	48.	Table
--	------------------------	-----------	------------	-------	-----	-------

1.  $V_{DDA}$  = 3.3 V,  $T_A$  = -40 to 125 °C unless otherwise specified.

2. Guaranteed by design.

3. Guaranteed by characterization results.

# Low-speed internal (LSI) RC oscillator

### Table 49. LSI oscillator characteristics

Symbol	Parameter	Min	Тур	Max	Unit
f <sub>LSI</sub> <sup>(1)</sup>	LSI frequency	26	38	56	kHz
D <sub>LSI</sub> <sup>(2)</sup>	LSI oscillator frequency drift $0^{\circ}C \leq T_A \leq 85^{\circ}C$	-10	-	4	%
t <sub>su(LSI)</sub> <sup>(3)</sup>	LSI oscillator startup time	-	-	200	μs
I <sub>DD(LSI)</sub> <sup>(3)</sup>	LSI oscillator power consumption	-	400	510	nA

1. Guaranteed by test in production.

2. This is a deviation for an individual part, once the initial frequency has been measured.

3. Guaranteed by design.

# Multi-speed internal (MSI) RC oscillator

### Table 50. MSI oscillator characteristics

Symbol	Parameter	Condition	Тур	Max	Unit
f <sub>MSI</sub>		MSI range 0	65.5	-	
	Frequency after factory calibration, done at $V_{DD}$ = 3.3 V and T <sub>A</sub> = 25 °C	MSI range 1	131	-	レ니ㅋ
		MSI range 2	262	-	KUZ
		MSI range 3	524	-	
		MSI range 4	1.05	-	
		MSI range 5	2.1	-	MHz
		MSI range 6	4.2	-	1







- 1. Refer to Table 64: ADC characteristics for the values of RAIN, RADC and CADC.
- C<sub>parasitic</sub> represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high C<sub>parasitic</sub> value will downgrade conversion accuracy. To remedy this, f<sub>ADC</sub> should be reduced.

### **General PCB design guidelines**

Power supply decoupling should be performed as shown in *Figure 32* or *Figure 33*, depending on whether  $V_{REF+}$  is connected to  $V_{DDA}$  or not. The 10 nF capacitors should be ceramic (good quality). They should be placed as close as possible to the chip.



Figure 32. Power supply and reference decoupling (V<sub>REF+</sub> not connected to V<sub>DDA</sub>)



- 6. Difference between the value measured at Code (0x800) and the ideal value =  $V_{REF+}/2$ .
- 7. Difference between the value measured at Code (0x001) and the ideal value.
- 8. Difference between ideal slope of the transfer function and measured slope computed from code 0x000 and 0xFFF when buffer is off, and from code giving 0.2 V and ( $V_{DDA} 0.2$ ) V when buffer is on.
- 9. In buffered mode, the output can overshoot above the final value for low input code (starting from min value).



#### Figure 34. 12-bit buffered/non-buffered DAC

# 6.3.17 Temperature sensor characteristics

#### Table 68. Temperature sensor calibration values

Calibration value name	Description	Memory address
TS_CAL1	TS ADC raw data acquired at temperature of 30 °C, V <sub>DDA</sub> = 3 V	0x1FF8 007A - 0x1FF8 007B
TS_CAL2	TS ADC raw data acquired at temperature of 130 °C, $V_{DDA}$ = 3 V	0x1FF8 007E - 0x1FF8 007F

#### Table 69. Temperature sensor characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T <sub>L</sub> <sup>(1)</sup>	V <sub>SENSE</sub> linearity with temperature	-	±1	±2	°C
Avg_Slope <sup>(1)</sup>	Average slope	1.48	1.61	1.75	mV/°C
V <sub>130</sub>	Voltage at 130°C ±5°C <sup>(2)</sup>	640	670	700	mV
I <sub>DDA(TEMP)</sub> <sup>(3)</sup>	Current consumption	-	3.4	6	μA
t <sub>START</sub> <sup>(3)</sup>	Startup time	-	-	10	110
T <sub>S_temp</sub> <sup>(4)(3)</sup>	ADC sampling time when reading the temperature	10	-	-	μο

1. Guaranteed by characterization results.

2. Measured at  $V_{DD}$  = 3 V ±10 mV. V130 ADC conversion result is stored in the TS\_CAL2 byte.

- 3. Guaranteed by design.
- 4. Shortest sampling time can be determined in the application by multiple iterations.



### **SPI characteristics**

Unless otherwise specified, the parameters given in the following tables are derived from tests performed under ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 26*.

Refer to *Section 6.3.12: I/O current injection characteristics* for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode			16	
		Slave mode receiver	-	-	16	
f <sub>SCK</sub> 1/t <sub>c(SCK)</sub>	SPI clock frequency	Slave mode Transmitter 1.71 <v<sub>DD&lt;3.6V</v<sub>	-	-	12 <sup>(2)</sup>	MHz
		Slave mode Transmitter 2.7 <v<sub>DD&lt;3.6V</v<sub>	-	-	16 <sup>(2)</sup>	
Duty <sub>(SCK)</sub>	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%
t <sub>su(NSS)</sub>	NSS setup time	Slave mode, SPI presc = 2	4*Tpclk	-	-	
t <sub>h(NSS)</sub>	NSS hold time	Slave mode, SPI presc = 2	2*Tpclk	-	-	
t <sub>w(SCKH)</sub> t <sub>w(SCKL)</sub>	SCK high and low time	Master mode	Tpclk-2	Tpclk	Tpclk+ 2	
t <sub>su(MI)</sub>	Data input actus timo	Master mode	0	-	-	
t <sub>su(SI)</sub>	Data input setup time	Slave mode	3	-	-	
t <sub>h(MI)</sub>	Data input hold time	Master mode	7	-	-	
t <sub>h(SI)</sub>	Data input noid time	Slave mode	3.5	-	-	ns
t <sub>a(SO</sub>	Data output access time	Slave mode	15	-	36	
t <sub>dis(SO)</sub>	Data output disable time	Slave mode	10	-	30	
t <sub>v(SO)</sub>		Slave mode 1.65 V <v<sub>DD&lt;3.6 V</v<sub>	-	18	41	
	Data output valid time	Slave mode 2.7 V <v<sub>DD&lt;3.6 V</v<sub>	-	18	25	
t <sub>v(MO)</sub>		Master mode	-	4	7	
t <sub>h(SO)</sub>	Data output hold time	Slave mode	10	-	-	
t <sub>h(MO)</sub>		Master mode	0	-	-	

Table 75	. SPI o	characteristics	in	voltage	Range	1	(1)	)
----------	---------	-----------------	----	---------	-------	---	-----	---

1. Guaranteed by characterization results.

2. The maximum SPI clock frequency in slave transmitter mode is determined by the sum of  $t_{v(SO)}$  and  $t_{su(MI)}$  which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having  $t_{su(MI)} = 0$  while Duty<sub>(SCK)</sub> = 50%.



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>scк</sub>	SDI alaak fraguanay	Master mode			2	
1/t <sub>c(SCK)</sub>	SFI Clock frequency	Slave mode	-	-	2 <sup>(2)</sup>	
Duty <sub>(SCK)</sub>	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%
t <sub>su(NSS)</sub>	NSS setup time	Slave mode, SPI presc = 2	4*Tpclk	-	-	
t <sub>h(NSS)</sub>	NSS hold time	Slave mode, SPI presc = 2	2*Tpclk	-	-	
t <sub>w(SCKH)</sub> t <sub>w(SCKL)</sub>	SCK high and low time	Master mode	Tpclk-2	Tpclk	Tpclk+2	
t <sub>su(MI)</sub>	Data input satur timo	Master mode	1.5	-	-	
t <sub>su(SI)</sub>		Slave mode	6	-	-	
t <sub>h(MI)</sub>	Data input hold time	Master mode	13.5	-	-	
t <sub>h(SI)</sub>		Slave mode	16	-	-	ns
t <sub>a(SO</sub>	Data output access time	Slave mode	30	-	70	
t <sub>dis(SO)</sub>	Data output disable time	Slave mode	40	-	80	
t <sub>v(SO)</sub>	Data output valid time	Slave mode	-	30	70	
t <sub>v(MO)</sub>		Master mode	-	7	9	
t <sub>h(SO)</sub>	Data output hold time	Slave mode	25	-	-	
t <sub>h(MO)</sub>		Master mode	8	-	-	

						(4)
Table 77.	SPI ch	aracteristics	in v	oltage	Range	3 (1)

1. Guaranteed by characterization results.

2. The maximum SPI clock frequency in slave transmitter mode is determined by the sum of  $t_{v(SO)}$  and  $t_{su(MI)}$  which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having  $t_{su(MI)} = 0$  while Duty<sub>(SCK)</sub> = 50%.



Figure 35. SPI timing diagram - slave mode and CPHA = 0





Figure 38. I<sup>2</sup>S slave timing diagram (Philips protocol)<sup>(1)</sup>

- 1. Measurement points are done at CMOS levels:  $0.3 \times V_{DD}$  and  $0.7 \times V_{DD}$ .
- 2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.



# Figure 39. I<sup>2</sup>S master timing diagram (Philips protocol)<sup>(1)</sup>

- 1. Guaranteed by characterization results.
- 2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.



Symbol	_	millimeters	-		inches <sup>(1)</sup>	
Symbol	Min	Тур	Мах	Min	Тур	Мах
A	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.300	0.370	0.450	0.0118	0.0146	0.0177
С	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.600	-	-	0.2205	-
E	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.600	-	-	0.2205	-
е	-	0.800	-	-	0.0315	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
CCC	-	-	0.100	-	-	0.0039

|--|

1. Values in inches are converted from mm and rounded to 4 decimal digits.





1. Dimensions are expressed in millimeters.

