

Welcome to E-XFL.COM

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | ARM® Cortex®-M0+ |
| Core Size | 32-Bit Single-Core |
| Speed | 32MHz |
| Connectivity | I ² C, IrDA, SPI, UART/USART, USB |
| Peripherals | Brown-out Detect/Reset, DMA, POR, PWM, WDT |
| Number of I/O | 51 |
| Program Memory Size | 192KB (192K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 6K x 8 |
| RAM Size | 20K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.65V ~ 3.6V |
| Data Converters | A/D 16x12b; D/A 2x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-UFBGA |
| Supplier Device Package | 64-UFBGA (5x5) |
| Purchase URL | https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l072rzi6d |


Contents

| | | |
|----------|--|-----------|
| 1 | Introduction | 10 |
| 2 | Description | 11 |
| 2.1 | Device overview | 12 |
| 2.2 | Ultra-low-power device continuum | 14 |
| 3 | Functional overview | 15 |
| 3.1 | Low-power modes | 15 |
| 3.2 | Interconnect matrix | 20 |
| 3.3 | ARM® Cortex®-M0+ core with MPU | 21 |
| 3.4 | Reset and supply management | 22 |
| 3.4.1 | Power supply schemes | 22 |
| 3.4.2 | Power supply supervisor | 22 |
| 3.4.3 | Voltage regulator | 23 |
| 3.5 | Clock management | 23 |
| 3.6 | Low-power real-time clock and backup registers | 26 |
| 3.7 | General-purpose inputs/outputs (GPIOs) | 26 |
| 3.8 | Memories | 27 |
| 3.9 | Boot modes | 27 |
| 3.10 | Direct memory access (DMA) | 28 |
| 3.11 | Analog-to-digital converter (ADC) | 28 |
| 3.12 | Temperature sensor | 28 |
| 3.12.1 | Internal voltage reference (V_{REFINT}) | 29 |
| 3.13 | Digital-to-analog converter (DAC) | 29 |
| 3.14 | Ultra-low-power comparators and reference voltage | 30 |
| 3.15 | Touch sensing controller (TSC) | 30 |
| 3.16 | Timers and watchdogs | 31 |
| 3.16.1 | General-purpose timers (TIM2, TIM3, TIM21 and TIM22) | 32 |
| 3.16.2 | Low-power Timer (LPTIM) | 32 |
| 3.16.3 | Basic timer (TIM6, TIM7) | 32 |
| 3.16.4 | SysTick timer | 33 |
| 3.16.5 | Independent watchdog (IWDG) | 33 |

List of figures

| | | |
|------------|---|-----|
| Figure 1. | STM32L072xx block diagram | 13 |
| Figure 2. | Clock tree | 25 |
| Figure 3. | STM32L072xx LQFP100 pinout - 14 x 14 mm | 37 |
| Figure 4. | STM32L072xx UFBGA100 ballout - 7x 7 mm | 38 |
| Figure 5. | STM32L072xx LQFP64 pinout - 10 x 10 mm | 39 |
| Figure 6. | STM32L072xx UFBGA64/TFBGA64 ballout - 5x 5 mm | 40 |
| Figure 7. | STM32L072xx WLCSP49 ballout | 41 |
| Figure 8. | STM32L072xx LQFP48 pinout - 7 x 7 mm | 41 |
| Figure 9. | STM32L072xx LQFP32 pinout | 42 |
| Figure 10. | STM32L072xx UFQFPN32 pinout | 42 |
| Figure 11. | Memory map | 57 |
| Figure 12. | Pin loading conditions | 58 |
| Figure 13. | Pin input voltage | 58 |
| Figure 14. | Power supply scheme | 59 |
| Figure 15. | Current consumption measurement scheme | 59 |
| Figure 16. | IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from Flash memory, Range 2, HSE, 1WS | 68 |
| Figure 17. | IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from Flash memory, Range 2, HSI16, 1WS | 68 |
| Figure 18. | IDD vs VDD, at TA= 25 °C, Low-power run mode, code running from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS | 72 |
| Figure 19. | IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Stop mode with RTC enabled and running on LSE Low drive | 73 |
| Figure 20. | IDD vs VDD, at TA= 25/55/85/105/125 °C, Stop mode with RTC disabled, all clocks off | 74 |
| Figure 21. | High-speed external clock source AC timing diagram | 80 |
| Figure 22. | Low-speed external clock source AC timing diagram | 81 |
| Figure 23. | HSE oscillator circuit diagram | 82 |
| Figure 24. | Typical application with a 32.768 kHz crystal | 83 |
| Figure 25. | HSI16 minimum and maximum value versus temperature | 84 |
| Figure 26. | VIH/VIL versus VDD (CMOS I/Os) | 94 |
| Figure 27. | VIH/VIL versus VDD (TTL I/Os) | 94 |
| Figure 28. | I/O AC characteristics definition | 97 |
| Figure 29. | Recommended NRST pin protection | 98 |
| Figure 30. | ADC accuracy characteristics | 101 |
| Figure 31. | Typical connection diagram using the ADC | 102 |
| Figure 32. | Power supply and reference decoupling (V_{REF+} not connected to V_{DDA}) | 102 |
| Figure 33. | Power supply and reference decoupling (V_{REF+} connected to V_{DDA}) | 103 |
| Figure 34. | 12-bit buffered/non-buffered DAC | 106 |
| Figure 35. | SPI timing diagram - slave mode and CPHA = 0 | 112 |
| Figure 36. | SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾ | 113 |
| Figure 37. | SPI timing diagram - master mode ⁽¹⁾ | 113 |
| Figure 38. | I ² S slave timing diagram (Philips protocol) ⁽¹⁾ | 115 |
| Figure 39. | I ² S master timing diagram (Philips protocol) ⁽¹⁾ | 115 |
| Figure 40. | USB timings: definition of data signal rise and fall time | 117 |
| Figure 41. | LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package outline | 118 |
| Figure 42. | LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat recommended footprint | 120 |

Figure 1. STM32L072xx block diagram



3 Functional overview

3.1 Low-power modes

The ultra-low-power STM32L072xx support dynamic voltage scaling to optimize its power consumption in Run mode. The voltage from the internal low-drop regulator that supplies the logic can be adjusted according to the system's maximum operating frequency and the external voltage supply.

There are three power consumption ranges:

- Range 1 (V_{DD} range limited to 1.71-3.6 V), with the CPU running at up to 32 MHz
- Range 2 (full V_{DD} range), with a maximum CPU frequency of 16 MHz
- Range 3 (full V_{DD} range), with a maximum CPU frequency limited to 4.2 MHz

Seven low-power modes are provided to achieve the best compromise between low-power consumption, short startup time and available wakeup sources:

- **Sleep mode**

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs. Sleep mode power consumption at 16 MHz is about 1 mA with all peripherals off.

- **Low-power run mode**

This mode is achieved with the multispeed internal (MSI) RC oscillator set to the low-speed clock (max 131 kHz), execution from SRAM or Flash memory, and internal regulator in low-power mode to minimize the regulator's operating current. In Low-power run mode, the clock frequency and the number of enabled peripherals are both limited.

- **Low-power sleep mode**

This mode is achieved by entering Sleep mode with the internal voltage regulator in low-power mode to minimize the regulator's operating current. In Low-power sleep mode, both the clock frequency and the number of enabled peripherals are limited; a typical example would be to have a timer running at 32 kHz.

When wakeup is triggered by an event or an interrupt, the system reverts to the Run mode with the regulator on.

- **Stop mode with RTC**

The Stop mode achieves the lowest power consumption while retaining the RAM and register contents and real time clock. All clocks in the V_{CORE} domain are stopped, the PLL, MSI RC, HSE crystal and HSI RC oscillators are disabled. The LSE or LSI is still running. The voltage regulator is in the low-power mode.

Some peripherals featuring wakeup capability can enable the HSI RC during Stop mode to detect their wakeup condition.

The device can be woken up from Stop mode by any of the EXTI line, in 3.5 μ s, the processor can serve the interrupt or resume the code. The EXTI line source can be any GPIO. It can be the PVD output, the comparator 1 event or comparator 2 event (if internal reference voltage is on), it can be the RTC alarm/tamper/timestamp/wakeup events, the USB/USART/I2C/LPUART/LPTIMER wakeup events.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

Table 7. Temperature sensor calibration values

| Calibration value name | Description | Memory address |
|------------------------|--|---------------------------|
| TSENSE_CAL1 | TS ADC raw data acquired at temperature of 30 °C, $V_{DDA} = 3\text{ V}$ | 0x1FF8 007A - 0x1FF8 007B |
| TSENSE_CAL2 | TS ADC raw data acquired at temperature of 130 °C $V_{DDA} = 3\text{ V}$ | 0x1FF8 007E - 0x1FF8 007F |

3.12.1 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC and Comparators. V_{REFINT} is internally connected to the ADC_IN17 input channel. It enables accurate monitoring of the V_{DD} value (when no external voltage, V_{REF+} , is available for ADC). The precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

Table 8. Internal voltage reference measured values

| Calibration value name | Description | Memory address |
|------------------------|--|---------------------------|
| VREFINT_CAL | Raw data acquired at temperature of 25 °C $V_{DDA} = 3\text{ V}$ | 0x1FF8 0078 - 0x1FF8 0079 |

3.13 Digital-to-analog converter (DAC)

Two 12-bit buffered DACs can be used to convert digital signal into analog voltage signal output. An optional amplifier can be used to reduce the output signal impedance.

This digital Interface supports the following features:

- One data holding register (for each channel)
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- Dual DAC channels with independent or simultaneous conversions
- DMA capability (including the underrun interrupt)
- External triggers for conversion
- Input reference voltage V_{REF+}

Six DAC trigger inputs are used in the STM32L072xx. The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.

Table 16. STM32L072xxx pin definition (continued)

| Pin number | | | | | | | | Pin name (function after reset) | Pin type | I/O structure | Note | Alternate functions | Additional functions |
|------------|-------------------------|--------|--------|-----------------|---------|---------|---------|---------------------------------------|----------|---------------|------|--|----------------------|
| LQFP32 | UFQFPN32 ⁽¹⁾ | LQFP48 | LQFP64 | UFBGA64/TFBGA64 | WLCSP49 | LQFP100 | UFBG100 | | | | | | |
| - | - | - | - | - | - | 46 | M12 | PE15 | I/O | FT | - | SPI1_MOSI | - |
| - | - | 21 | 29 | G7 | G3 | 47 | L10 | PB10 | I/O | FT | - | TIM2_CH3, TSC_SYNC, LPUART1_TX, SPI2_SCK, I2C2_SCL, LPUART1_RX | - |
| - | - | 22 | 30 | H7 | F3 | 48 | L11 | PB11 | I/O | FT | - | EVENTOUT, TIM2_CH4, TSC_G6_IO1, LPUART1_RX, I2C2_SDA, LPUART1_TX | - |
| 16 | 16 | 23 | 31 | D6 | D4 | 49 | F12 | VSS | S | | - | - | - |
| 17 | 17 | 24 | 32 | E5 | G2 | 50 | G12 | VDD | S | | - | - | - |
| - | - | 25 | 33 | H8 | G1 | 51 | L12 | PB12 | I/O | FT | - | SPI2_NSS/I2S2_WS, LPUART1_RTS_DE, TSC_G6_IO2, I2C2_SMBA, EVENTOUT | - |
| - | - | 26 | 34 | G8 | F2 | 52 | K12 | PB13 | I/O | FTf | - | SPI2_SCK/I2S2_CK, MCO, TSC_G6_IO3, LPUART1_CTS, I2C2_SCL, TIM21_CH1 | - |
| - | - | 27 | 35 | F8 | F1 | 53 | K11 | PB14 | I/O | FTf | | SPI2_MISO/I2S2_MCK, RTC_OUT, TSC_G6_IO4, LPUART1_RTS_DE, I2C2_SDA, TIM21_CH2 | - |
| - | - | 28 | 36 | F7 | E1 | 54 | K10 | PB15 | I/O | FT | - | SPI2_MOSI/I2S2_SD, RTC_REFIN | - |
| - | - | - | - | - | - | 55 | K9 | PD8 | I/O | FT | - | LPUART1_TX | - |
| - | - | - | - | - | - | 56 | K8 | PD9 | I/O | FT | - | LPUART1_RX | - |
| - | - | - | - | - | - | 57 | J12 | PD10 | I/O | FT | - | - | - |
| - | - | - | - | - | - | 58 | J11 | PD11 | I/O | FT | - | LPUART1_CTS | - |
| - | - | - | - | - | - | 59 | J10 | PD12 | I/O | FT | - | LPUART1_RTS_DE | - |

Table 16. STM32L072xxx pin definition (continued)

| Pin number | | | | | | | | Pin name (function after reset) | Pin type | I/O structure | Note | Alternate functions | Additional functions |
|------------|-------------------------|--------|--------|-----------------|---------|---------|---------|---------------------------------------|----------|---------------|----------------|--|----------------------|
| LQFP32 | UFQFPN32 ⁽¹⁾ | LQFP48 | LQFP64 | UFBGA64/TFBGA64 | WLCSP49 | LQFP100 | UFBG100 | | | | | | |
| - | - | - | - | - | - | 60 | H12 | PD13 | I/O | FT | - | - | - |
| - | - | - | - | - | - | 61 | H11 | PD14 | I/O | FT | - | - | - |
| - | - | - | - | - | - | 62 | H10 | PD15 | I/O | FT | - | USB_CRG_SYNC | - |
| - | - | - | 37 | F6 | - | 63 | E12 | PC6 | I/O | FT | - | TIM22_CH1, TIM3_CH1, TSC_G8_IO1 | - |
| - | - | - | 38 | E7 | - | 64 | E11 | PC7 | I/O | FT | - | TIM22_CH2, TIM3_CH2, TSC_G8_IO2 | - |
| - | - | - | 39 | E8 | - | 65 | E10 | PC8 | I/O | FT | - | TIM22_ETR, TIM3_CH3, TSC_G8_IO3 | - |
| - | - | - | 40 | D8 | - | 66 | D12 | PC9 | I/O | FTf | - | TIM21_ETR, USB_OE/TIM3_CH4, TSC_G8_IO4, I2C3_SDA | - |
| 18 | 18 | 29 | 41 | D7 | D1 | 67 | D11 | PA8 | I/O | FTf | - | MCO, USB_CRG_SYNC, EVENTOUT, USART1_CK, I2C3_SCL | - |
| 19 | 19 | 30 | 42 | C7 | E2 | 68 | D10 | PA9 | I/O | FTf | - | MCO, TSC_G4_IO1, USART1_TX, I2C1_SCL, I2C3_SMBA | - |
| 20 | 20 | 31 | 43 | C6 | C1 | 69 | C12 | PA10 | I/O | FTf | - | TSC_G4_IO2, USART1_RX, I2C1_SDA | - |
| 21 | 21 | 32 | 44 | C8 | D2 | 70 | B12 | PA11 | I/O | FT | ⁽³⁾ | SPI1_MISO, EVENTOUT, TSC_G4_IO3, USART1_CTS, COMP1_OUT | USB_DM |
| 22 | 22 | 33 | 45 | B8 | B1 | 71 | A12 | PA12 | I/O | FT | ⁽³⁾ | SPI1_MOSI, EVENTOUT, TSC_G4_IO4, USART1_RTS_DE, COMP2_OUT | USB_DP |
| 23 | 23 | 34 | 46 | A8 | C2 | 72 | A11 | PA13 | I/O | FT | - | SWDIO, USB_OE, LPUART1_RX | - |
| - | - | - | - | - | - | 73 | C11 | VDD | S | | - | - | - |
| - | - | 35 | 47 | D5 | - | 74 | F11 | VSS | S | | - | - | - |

Table 27. Embedded reset and power control block characteristics (continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|-------------------|--------------------|---|------|------|------|------|
| V _{PVD6} | PVD threshold 6 | Falling edge | 2.97 | 3.05 | 3.09 | V |
| | | Rising edge | 3.08 | 3.15 | 3.20 | |
| V _{hyst} | Hysteresis voltage | BOR0 threshold | - | 40 | - | mV |
| | | All BOR and PVD thresholds excepting BOR0 | - | 100 | - | |

1. Guaranteed by characterization results.
2. Valid for device version without BOR at power up. Please see option "D" in Ordering information scheme for more details.

6.3.3 Embedded internal reference voltage

The parameters given in [Table 29](#) are based on characterization results, unless otherwise specified.

Table 28. Embedded internal reference voltage calibration values

| Calibration value name | Description | Memory address |
|------------------------|---|---------------------------|
| VREFINT_CAL | Raw data acquired at temperature of 25 °C V _{DDA} = 3 V | 0x1FF8 0078 - 0x1FF8 0079 |

Table 29. Embedded internal reference voltage⁽¹⁾

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|--|---|---|-------|-------|-------|--------|
| V _{REFINT out} ⁽²⁾ | Internal reference voltage | -40 °C < T _J < +125 °C | 1.202 | 1.224 | 1.242 | V |
| T _{VREFINT} | Internal reference startup time | - | - | 2 | 3 | ms |
| V _{VREF_MEAS} | V _{DDA} and V _{REF+} voltage during V _{REFINT} factory measure | - | 2.99 | 3 | 3.01 | V |
| A _{VREF_MEAS} | Accuracy of factory-measured V _{REFINT} value ⁽³⁾ | Including uncertainties due to ADC and V _{DDA} /V _{REF+} values | - | - | ±5 | mV |
| T _{Coef} ⁽⁴⁾ | Temperature coefficient | -40 °C < T _J < +125 °C | - | 25 | 100 | ppm/°C |
| A _{Coef} ⁽⁴⁾ | Long-term stability | 1000 hours, T = 25 °C | - | - | 1000 | ppm |
| V _{DDCoef} ⁽⁴⁾ | Voltage coefficient | 3.0 V < V _{DDA} < 3.6 V | - | - | 2000 | ppm/V |
| T _{S_vrefint} ⁽⁴⁾⁽⁵⁾ | ADC sampling time when reading the internal reference voltage | - | 5 | 10 | - | µs |
| T _{ADC_BUF} ⁽⁴⁾ | Startup time of reference voltage buffer for ADC | - | - | - | 10 | µs |
| I _{BUF_ADC} ⁽⁴⁾ | Consumption of reference voltage buffer for ADC | - | - | 13.5 | 25 | µA |
| I _{VREF_OUT} ⁽⁴⁾ | VREF_OUT output current ⁽⁶⁾ | - | - | - | 1 | µA |
| C _{VREF_OUT} ⁽⁴⁾ | VREF_OUT output load | - | - | - | 50 | pF |

Table 39. Average current consumption during Wakeup

| Symbol | parameter | System frequency | Current consumption during wakeup | Unit |
|--------------------------------|---|----------------------|-----------------------------------|------|
| I_{DD} (Wakeup from Stop) | Supply current during Wakeup from Stop mode | HSI | 1 | mA |
| | | HSI/4 | 0,7 | |
| | | MSI clock = 4,2 MHz | 0,7 | |
| | | MSI clock = 1,05 MHz | 0,4 | |
| | | MSI clock = 65 KHz | 0,1 | |
| I_{DD} (Reset) | Reset pin pulled down | - | 0,21 | |
| I_{DD} (Power-up) | BOR on | - | 0,23 | |
| I_{DD} (Wakeup from StandBy) | With Fast wakeup set | MSI clock = 2,1 MHz | 0,5 | |
| | With Fast wakeup disabled | MSI clock = 2,1 MHz | 0,12 | |

High-speed internal 48 MHz (HSI48) RC oscillator

Table 48. HSI48 oscillator characteristics⁽¹⁾

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|--------------------------------|--|----------------------------------|---------------------|------|--------------------|---------------|
| f_{HSI48} | Frequency | | - | 48 | - | MHz |
| TRIM | HSI48 user-trimming step | | 0.09 ⁽²⁾ | 0.14 | 0.2 ⁽²⁾ | % |
| $\text{DuCy}_{(\text{HSI48})}$ | Duty cycle | | 45 ⁽²⁾ | - | 55 ⁽²⁾ | % |
| $\text{ACC}_{\text{HSI48}}$ | Accuracy of the HSI48 oscillator (factory calibrated before CRS calibration) | $T_A = 25\text{ }^\circ\text{C}$ | -4 ⁽³⁾ | - | 4 ⁽³⁾ | % |
| $t_{\text{su}(\text{HSI48})}$ | HSI48 oscillator startup time | | - | - | 6 ⁽²⁾ | μs |
| $I_{\text{DDA}(\text{HSI48})}$ | HSI48 oscillator power consumption | | - | 330 | 380 ⁽²⁾ | μA |

- $V_{\text{DDA}} = 3.3\text{ V}$, $T_A = -40$ to $125\text{ }^\circ\text{C}$ unless otherwise specified.
- Guaranteed by design.
- Guaranteed by characterization results.

Low-speed internal (LSI) RC oscillator

Table 49. LSI oscillator characteristics

| Symbol | Parameter | Min | Typ | Max | Unit |
|-----------------------------------|--|-----|-----|-----|---------------|
| $f_{\text{LSI}}^{(1)}$ | LSI frequency | 26 | 38 | 56 | kHz |
| $D_{\text{LSI}}^{(2)}$ | LSI oscillator frequency drift $0^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$ | -10 | - | 4 | % |
| $t_{\text{su}(\text{LSI})}^{(3)}$ | LSI oscillator startup time | - | - | 200 | μs |
| $I_{\text{DD}(\text{LSI})}^{(3)}$ | LSI oscillator power consumption | - | 400 | 510 | nA |

- Guaranteed by test in production.
- This is a deviation for an individual part, once the initial frequency has been measured.
- Guaranteed by design.

Multi-speed internal (MSI) RC oscillator

Table 50. MSI oscillator characteristics

| Symbol | Parameter | Condition | Typ | Max | Unit |
|------------------|---|-------------|------|-----|------|
| f_{MSI} | Frequency after factory calibration, done at $V_{\text{DD}} = 3.3\text{ V}$ and $T_A = 25\text{ }^\circ\text{C}$ | MSI range 0 | 65.5 | - | kHz |
| | | MSI range 1 | 131 | - | |
| | | MSI range 2 | 262 | - | |
| | | MSI range 3 | 524 | - | MHz |
| | | MSI range 4 | 1.05 | - | |
| | | MSI range 5 | 2.1 | - | |
| | | MSI range 6 | 4.2 | - | |

6.3.9 Memory characteristics

RAM memory

Table 52. RAM and hardware registers

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|--------|------------------------------------|----------------------|------|-----|-----|------|
| VRM | Data retention mode ⁽¹⁾ | STOP mode (or RESET) | 1.65 | - | - | V |

1. Minimum supply voltage without losing data stored in RAM (in Stop mode or under Reset) or in hardware registers (only in Stop mode).

Flash memory and data EEPROM

Table 53. Flash memory and data EEPROM characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max ⁽¹⁾ | Unit |
|-------------------|--|---|------|------|--------------------|------|
| V _{DD} | Operating voltage Read / Write / Erase | - | 1.65 | - | 3.6 | V |
| t _{prog} | Programming time for word or half-page | Erasing | - | 3.28 | 3.94 | ms |
| | | Programming | - | 3.28 | 3.94 | |
| I _{DD} | Average current during the whole programming / erase operation | T _A = 25 °C, V _{DD} = 3.6 V | - | 500 | 700 | µA |
| | Maximum current (peak) during the whole programming / erase operation | | - | 1.5 | 2.5 | mA |

1. Guaranteed by design.

Table 54. Flash memory and data EEPROM endurance and retention

| Symbol | Parameter | Conditions | Value | Unit |
|---------------------------------|---|----------------------------------|--------------------|---------|
| | | | Min ⁽¹⁾ | |
| N _{CYC} ⁽²⁾ | Cycling (erase / write) Program memory | T _A = -40°C to 105 °C | 10 | kcycles |
| | Cycling (erase / write) EEPROM data memory | | 100 | |
| | Cycling (erase / write) Program memory | T _A = -40°C to 125 °C | 0.2 | |
| | Cycling (erase / write) EEPROM data memory | | 2 | |

Figure 26. V_{IH}/V_{IL} versus V_{DD} (CMOS I/Os)





Figure 27. V_{IH}/V_{IL} versus V_{DD} (TTL I/Os)



Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ± 8 mA, and sink or source up to ± 15 mA with the non-standard V_{OL}/V_{OH} specifications given in [Table 61](#).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in [Section 6.2](#):

- The sum of the currents sourced by all the I/Os on V_{DD} , plus the maximum Run consumption of the MCU sourced on V_{DD} , cannot exceed the absolute maximum rating $I_{VDD(\Sigma)}$ (see [Table 24](#)).
- The sum of the currents sunk by all the I/Os on V_{SS} plus the maximum Run consumption of the MCU sunk on V_{SS} cannot exceed the absolute maximum rating $I_{VSS(\Sigma)}$ (see [Table 24](#)).

I2S characteristics

Table 78. I2S characteristics⁽¹⁾

| Symbol | Parameter | Conditions | Min | Max | Unit |
|------------------------|--------------------------------|--|----------|-----------------------|------|
| f _{MCK} | I2S Main clock output | - | 256 x 8K | 256xFs ⁽²⁾ | MHz |
| f _{CK} | I2S clock frequency | Master data: 32 bits | - | 64xFs | MHz |
| | | Slave data: 32 bits | - | 64xFs | |
| D _{CK} | I2S clock frequency duty cycle | Slave receiver | 30 | 70 | % |
| t _{v(WS)} | WS valid time | Master mode | - | 15 | ns |
| t _{h(WS)} | WS hold time | Master mode | 11 | - | |
| t _{su(WS)} | WS setup time | Slave mode | 6 | - | |
| t _{h(WS)} | WS hold time | Slave mode | 2 | - | |
| t _{su(SD_MR)} | Data input setup time | Master receiver | 0 | - | |
| t _{su(SD_SR)} | | Slave receiver | 6.5 | - | |
| t _{h(SD_MR)} | Data input hold time | Master receiver | 18 | - | |
| t _{h(SD_SR)} | | Slave receiver | 15.5 | - | |
| t _{v(SD_ST)} | Data output valid time | Slave transmitter (after enable edge) | - | 77 | |
| t _{v(SD_MT)} | | Master transmitter (after enable edge) | - | 8 | |
| t _{h(SD_ST)} | Data output hold time | Slave transmitter (after enable edge) | 18 | - | |
| t _{h(SD_MT)} | | Master transmitter (after enable edge) | 1.5 | - | |

1. Guaranteed by characterization results.
2. 256xFs maximum value is equal to the maximum clock frequency.

Note: Refer to the I2S section of the product reference manual for more details about the sampling frequency (Fs), f_{MCK}, f_{CK} and D_{CK} values. These values reflect only the digital peripheral behavior, source clock precision might slightly change them. DCK depends mainly on the ODD bit value, digital contribution leads to a min of (I2SDIV/(2*I2SDIV+ODD)) and a max of (I2SDIV+ODD)/(2*I2SDIV+ODD). Fs max is supported for each mode/condition.

USB characteristics

The USB interface is USB-IF certified (full speed).

Table 79. USB startup time

| Symbol | Parameter | Max | Unit |
|---------------------|------------------------------|-----|---------|
| $t_{STARTUP}^{(1)}$ | USB transceiver startup time | 1 | μs |

1. Guaranteed by design.


Table 80. USB DC electrical characteristics

| Symbol | Parameter | Conditions | Min. ⁽¹⁾ | Max. ⁽¹⁾ | Unit |
|----------------------|---------------------------------|---|---------------------|---------------------|------|
| Input levels | | | | | |
| V_{DD} | USB operating voltage | - | 3.0 | 3.6 | V |
| $V_{DI}^{(2)}$ | Differential input sensitivity | I(USB_DP, USB_DM) | 0.2 | - | V |
| $V_{CM}^{(2)}$ | Differential common mode range | Includes V_{DI} range | 0.8 | 2.5 | |
| $V_{SE}^{(2)}$ | Single ended receiver threshold | - | 1.3 | 2.0 | |
| Output levels | | | | | |
| $V_{OL}^{(3)}$ | Static output level low | R_L of 1.5 k Ω to 3.6 V ⁽⁴⁾ | - | 0.3 | V |
| $V_{OH}^{(3)}$ | Static output level high | R_L of 15 k Ω to $V_{SS}^{(4)}$ | 2.8 | 3.6 | |

1. All the voltages are measured from the local ground potential.
2. Guaranteed by characterization results.
3. Guaranteed by test in production.
4. R_L is the load connected on the USB drivers.

7.2 UFBGA100 package information

Figure 43. UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package outline



1. Drawing is not to scale.

Table 83. UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package mechanical data

| Symbol | millimeters | | | inches ⁽¹⁾ | | |
|--------|-------------|-------|-------|-----------------------|--------|--------|
| | Min. | Typ. | Max. | Min. | Typ. | Max. |
| A | - | - | 0.600 | - | - | 0.0236 |
| A1 | - | - | 0.110 | - | - | 0.0043 |
| A2 | - | 0.450 | - | - | 0.0177 | - |
| A3 | - | 0.130 | - | - | 0.0051 | 0.0094 |
| A4 | - | 0.320 | - | - | 0.0126 | - |
| b | 0.240 | 0.290 | 0.340 | 0.0094 | 0.0114 | 0.0134 |
| D | 6.850 | 7.000 | 7.150 | 0.2697 | 0.2756 | 0.2815 |
| D1 | - | 5.500 | - | - | 0.2165 | - |
| E | 6.850 | 7.000 | 7.150 | 0.2697 | 0.2756 | 0.2815 |
| E1 | - | 5.500 | - | - | 0.2165 | - |
| e | - | 0.500 | - | - | 0.0197 | - |
| Z | - | 0.750 | - | - | 0.0295 | - |

Table 86. UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch ball grid array package mechanical data (continued)

| Symbol | millimeters | | | inches ⁽¹⁾ | | |
|--------|-------------|-----|-------|-----------------------|-----|--------|
| | Min | Typ | Max | Min | Typ | Max |
| ddd | - | - | 0.080 | - | - | 0.0031 |
| eee | - | - | 0.150 | - | - | 0.0059 |
| fff | - | - | 0.050 | - | - | 0.0020 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 49. UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch ball grid array package recommended footprint





Table 87. UFBGA64 recommended PCB design rules (0.5 mm pitch BGA)

| Dimension | Recommended values |
|-------------------|--|
| Pitch | 0.5 |
| Dpad | 0.280 mm |
| Dsm | 0.370 mm typ. (depends on the soldermask registration tolerance) |
| Stencil opening | 0.280 mm |
| Stencil thickness | Between 0.100 mm and 0.125 mm |
| Pad trace width | 0.100 mm |

Device marking for UFBGA64

The following figure gives an example of topside marking versus ball A 1 position identifier location.

Figure 50. UFBGA64 marking example (package top view)



1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

Table 88. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball grid array package mechanical data (continued)

| Symbol | millimeters | | | inches ⁽¹⁾ | | |
|--------|-------------|-------|-------|-----------------------|--------|--------|
| | Min | Typ | Max | Min | Typ | Max |
| e | - | 0.500 | - | - | 0.0197 | - |
| F | - | 0.750 | - | - | 0.0295 | - |
| ddd | - | - | 0.080 | - | - | 0.0031 |
| eee | - | - | 0.150 | - | - | 0.0059 |
| fff | - | - | 0.050 | - | - | 0.0020 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 52. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball grid array recommended footprint





Table 89. TFBGA64 recommended PCB design rules (0.5 mm pitch BGA)

| Dimension | Recommended values |
|--------------|---|
| Pitch | 0.5 |
| Dpad | 0.27 mm |
| Dsm | 0.35 mm typ. (depends on the soldermask registration tolerance) |
| Solder paste | 0.27 mm aperture diameter. |

*Note: Non solder mask defined (NSMD) pads are recommended.
4 to 6 mils solder paste screen printing process.*

7.6 WLCSP49 package information

Figure 54. WLCSP49 - 49-pin, 3.294 x 3.258 mm, 0.4 mm pitch wafer level chip scale package outline



A038_ME_V1

1. Drawing is not to scale.

Table 97. Document revision history

| Date | Revision | Changes |
|-------------|----------|---|
| 22-Mar-2016 | 3 | <p>Updated number of SPIs on cover page and in Table 2: Ultra-low-power STM32L072xx device features and peripheral counts.</p> <p>Changed minimum comparator supply voltage to 1.65 V on cover page. Added minimum DAC supply voltage on cover page.</p> <p>Added number of fast and standard channels in Section 3.11: Analog-to-digital converter (ADC).</p> <p>Updated Section 3.17.2: Universal synchronous/asynchronous receiver transmitter (USART) and Section 3.17.4: Serial peripheral interface (SPI)/Inter-integrated sound (I2S) to mention the fact that USARTs with synchronous mode feature can be used as SPI master interfaces.</p> <p>Added baudrate allowing to wake up the MCU from Stop mode in Section 3.17.2: Universal synchronous/asynchronous receiver transmitter (USART) and Section 3.17.3: Low-power universal asynchronous receiver transmitter (LPUART).</p> <p>Section 6.3.15: 12-bit ADC characteristics:</p> <ul style="list-style-type: none"> – Table 64: ADC characteristics: <ul style="list-style-type: none"> Distinction made between V_{DDA} for fast and standard channels; added note 1. Added note 4, related to R_{ADC}. Updated f_{TRIG}. Updated t_S and t_{CONV}. – Updated equation 1 description. – Updated Table 65: RAIN max for $f_{ADC} = 16$ MHz for $f_{ADC} = 16$ MHz and distinction made between fast and standard channels. <p>Updated R_O and added Note 2, in Table 67: DAC characteristics.</p> <p>Added Table 74: USART/LPUART characteristics.</p> |