



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | 12084 |
| Total RAM Bits | 933888 |
| Number of I/O | 233 |
| Number of Gates | - |
| Voltage - Supply | 1.14V ~ 2.625V |
| Mounting Type | Surface Mount |
| Operating Temperature | -55°C ~ 125°C (TJ) |
| Package / Case | 484-BGA |
| Supplier Device Package | 484-FPBGA (23x23) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/m2gl010t-1fgg484m |

IGLOO2 and SmartFusion2 SoC FPGA Military Grade AC/DC Electrical Characteristics

1. Introduction

Microsemi®'s military grade SmartFusion®2 system-on-chip (SoC) field programmable gate array (FPGA) and IGLOO®2 FPGA families integrate an industry standard 4-input lookup table-based (LUT) FPGA fabric with integrated mathblocks, multiple embedded memory blocks, and high-performance SERDES communications interfaces on a single chip. Both families benefit from low power flash technology and are the most secure and reliable FPGAs in the industry. These next generation devices offer up to 150K Logic Elements, up to five MB of embedded RAM, up to 16 SERDES lanes, and up to four PCI Express Gen 1 endpoints, as well as integrated hard DDR3 memory controllers with error correction.

SmartFusion2 military grade devices integrate an entire low power real time Microcontroller Subsystem with a rich set of Industry standard peripherals including Ethernet, USB, and CAN, while the IGLOO2 military devices integrate a high-performance memory subsystem with on-chip flash, 32 Kbyte embedded SRAM, and multiple DMA controllers.

2. Device Status

For more information on device status, refer to the "Datasheet Categories".

Table 1 • IGLOO2 FPGA and SmartFusion2 SoC FPGA Device Status

| Design Security Device Densities | Status |
|---|---------------|
| 010T | Production |
| 025T | Production |
| 050T | Production |
| 060T | Preliminary |
| 090T | Production |
| 150T | Production |
| Data Security Device Densities | Status |
| 010TS | Production |
| 025TS | Production |
| 050TS | Production |
| 060TS | Preliminary |
| 090TS | Production |
| 150TS | Production |

3. Product Briefs and Pin Descriptions

The product brief and pin descriptions are published separately:

- PB0121: IGLOO2 Product Brief
- DS0124: IGLOO2 Pin Descriptions
- PB0115: SmartFusion2 SoC FPGA Product Brief
- DS0115: SmartFusion2 Pin Descriptions

4. General Specifications

4.1 Operating Conditions

Stresses beyond those listed in Table 2 may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Absolute maximum ratings are stress ratings only; functional operation of the device at these or any other conditions beyond those listed under the recommended operating conditions specified in Table 2 is not implied.

Table 2 • Absolute Maximum Ratings

| Symbol | Parameter | Limits | | Units | Notes |
|-----------------------------|---|--------|------|-------|-------|
| | | Min | Max | | |
| VDD | DC core supply voltage. Must always power this pin. | -0.3 | 1.32 | V | - |
| VPP | Power supply for charge pumps (for normal operation and programming). Must always power this pin. | -0.3 | 3.63 | V | - |
| MSS_MDDR_PLL_VDDA | Analog power pad for MDDR PLL | -0.3 | 3.63 | V | - |
| HPMS_MDDR_PLL_VDDA | Analog power pad for MDDR PLL | -0.3 | 3.63 | V | - |
| FDDR_PLL_VDDA | Analog power pad for FDDR PLL | -0.3 | 3.63 | V | - |
| PLL0_PLL1_MSS_MDDR_VDDA | Analog power pad for MDDR PLL | -0.3 | 3.63 | V | - |
| PLL0_PLL1_HPMS_MDDR_VDDA | Analog power pad for MDDR PLL | -0.3 | 3.63 | V | - |
| CCC_XX[01]_PLL_VDDA | Analog power pad for PLL0-5 | -0.3 | 3.63 | V | - |
| SERDES_[01]_PLL_VDDA | High supply voltage for PLL SERDES[01] | -0.3 | 3.63 | V | - |
| SERDES_[01]_L[0123]_VDDAPLL | Analog power for SERDES[01] PLL lane0 to lane3. This is a +2.5 V SERDES internal PLL supply. | -0.3 | 2.75 | V | - |
| SERDES_[01]_L[0123]_VDDAIO | TX/RX analog I/O voltage. Low voltage power for the lanes of SERDESIF0. This is a +1.2 V SERDES PMA supply. | -0.3 | 1.32 | V | - |
| SERDES_[01]_VDD | PCIe®/PCS power supply | -0.3 | 1.32 | V | - |
| VDDIx | DC FPGA I/O buffer supply voltage for MSIO I/O Bank | -0.3 | 3.63 | V | - |
| | DC FPGA I/O buffer supply voltage for MSIOD/DDRIO I/O Banks | -0.3 | 2.75 | V | - |
| VI | I/O Input voltage for MSIO I/O Bank | -0.3 | 3.63 | V | - |
| | I/O Input voltage for MSIOD/DDRIO I/O Bank | -0.3 | 2.75 | V | - |
| VPPNVM | Analog sense circuit supply of embedded nonvolatile memory (eNVM). Must be shorted to VPP. | -0.3 | 3.63 | V | - |

4.3. Thermal Characteristics

4.3.1 Introduction

The temperature variable in the Microsemi SoC Products Group Designer software refers to the junction temperature, not the ambient, case, or board temperatures. This is an important distinction because dynamic and static power consumption will cause the chip's junction temperature to be higher than the ambient, case, or board temperatures.

EQ 1 through EQ 3 give the relationship between thermal resistance, temperature gradient, and power.

$$\theta_{JA} = \frac{T_J - T_A}{P}$$

EQ 1

$$\theta_{JB} = \frac{T_J - T_B}{P}$$

EQ 2

$$\theta_{JC} = \frac{T_J - T_C}{P}$$

EQ 3

where

- θ_{JA} = Junction-to-air thermal resistance
- θ_{JB} = Junction-to-board thermal resistance
- θ_{JC} = Junction-to-case thermal resistance
- T_J = Junction temperature
- T_A = Ambient temperature
- T_B = Board temperature (measured 1.0 mm away from the package edge)
- T_C = Case temperature
- P = Total power dissipated by the device

Table 7 • Package Thermal Resistance

| Product M2GL/M2S | θ_{JA} | | | θ_{JB} | θ_{JC} | Units |
|---------------------|---------------|---------|---------|---------------|---------------|-------|
| | Still Air | 1.0 m/s | 2.5 m/s | | | |
| 010 | | | | | | |
| FG484 | 18.22 | 14.83 | 13.62 | 8.83 | 4.92 | °C/W |
| 025 | | | | | | |
| FG484 | 17.03 | 13.66 | 12.45 | 7.66 | 4.18 | °C/W |
| 050 | | | | | | |
| FG484 | 15.29 | 12.19 | 10.99 | 6.27 | 3.24 | °C/W |
| 060 | | | | | | |
| FG484 | 15.40 | 12.06 | 10.85 | 6.14 | 3.15 | °C/W |
| 090 | | | | | | |
| FG484 | 14.64 | 11.37 | 10.16 | 5.43 | 2.77 | °C/W |
| 150 | | | | | | |
| FC1152 | 9.08 | 6.81 | 5.87 | 2.56 | 0.38 | °C/W |

Table 15 • Timing Model Parameters

| Index | Parameter | Description | Speed Grade -1 | Units | Notes |
|-------|-------------|--|----------------|-------|---------------------------------------|
| A | t_{PY} | Propagation Delay of DDR3 Receiver | 1.672 | ns | Refer to page 52 for more information |
| B | t_{CLKQ} | Clock-to-Q of the Input Data Register | 0.165 | ns | Refer to page 67 for more information |
| | t_{SUD} | Setup Time of the Input Data Register | 0.369 | ns | Refer to page 67 for more information |
| C | t_{RCKH} | Input High Delay for Global Clock | 1.55 | ns | Refer to page 78 for more information |
| | t_{RCKL} | Input Low Delay for Global Clock | 0.861 | ns | Refer to page 78 for more information |
| D | t_{PY} | Input Propagation Delay of LVDS Receiver | 3.061 | ns | Refer to page 58 for more information |
| E | t_{DP} | Propagation Delay of a three input AND Gate | 0.217 | ns | Refer to page 76 for more information |
| F | t_{DP} | Propagation Delay of a OR Gate | 0.17 | ns | Refer to page 76 for more information |
| G | t_{DP} | Propagation Delay of a LVDS Transmitter | 2.299 | ns | Refer to page 58 for more information |
| H | t_{DP} | Propagation Delay of a three input XOR Gate | 0.236 | ns | Refer to page 76 for more information |
| I | t_{DP} | Propagation Delay of LVCMOS 2.5 V Transmitter, Drive strength of 16mA on the MSIO Bank | 2.717 | ns | Refer to page 31 for more information |
| J | t_{DP} | Propagation Delay of a two input NAND Gate | 0.17 | ns | Refer to page 76 for more information |
| K | t_{DP} | Propagation Delay of LVCMOS 2.5 V Transmitter, Drive strength of 8mA on the MSIO Bank | 2.594 | ns | Refer to page 31 for more information |
| L | t_{CLKQ} | Clock-to-Q of the Data Register | 0.112 | ns | Refer to page 67 for more information |
| | t_{SUD} | Setup Time of the Data Register | 0.262 | ns | Refer to page 67 for more information |
| M | t_{DP} | Propagation Delay of a two input AND gate | 0.17 | ns | Refer to page 76 for more information |
| N | t_{OCLKQ} | Clock-to-Q of the Output Data Register | 0.272 | ns | Refer to page 69 for more information |
| | t_{OSUD} | Setup Time of the Output Data Register | 0.196 | ns | Refer to page 69 for more information |

8.2. Output Buffer and AC Loading




Figure 3 • Output Buffer AC Loading

8.4 I/O Speeds

Table 16 • Maximum Data Rate Summary for Worst-Case Military Conditions

| Single-Ended I/O | MSIO | MSIOD | DDRIO | Units |
|-------------------------------|-------------|--------------|--------------|--------------|
| PCI 3.3 V | 560 | – | – | Mbps |
| LVTTL 3.3 V | 540 | – | – | Mbps |
| LVC MOS 3.3 V | 540 | – | – | Mbps |
| LVC MOS 2.5 V | 360 | 370 | 360 | Mbps |
| LVC MOS 1.8 V | 260 | 360 | 360 | Mbps |
| LVC MOS 1.5 V | 140 | 190 | 210 | Mbps |
| LVC MOS 1.2 V | 100 | 140 | 180 | Mbps |
| LPDDR – LVC MOS 1.8 V Mode | – | – | 360 | Mbps |
| Voltage-Referenced I/O | MSIO | MSIOD | DDRIO | Units |
| LPDDR | – | – | 360 | Mbps |
| HSTL 1.5 V | – | – | 360 | Mbps |
| SSTL 2.5 V | 450 | 480 | 360 | Mbps |
| SSTL 1.8 V | – | – | 600 | Mbps |
| Voltage-Referenced I/O | MSIO | MSIOD | DDRIO | Units |
| SSTL 1.5 V | – | – | 600 | Mbps |
| Differential I/O | MSIO | MSIOD | DDRIO | Units |
| LVPECL (input only) | 810 | – | – | Mbps |
| LVDS 3.3 V | 480 | 480 | – | Mbps |
| LVDS 2.5 V | 480 | 480 | – | Mbps |
| RS DS | 460 | 480 | – | Mbps |
| BLVDS | 450 | – | – | Mbps |
| MLVDS | 450 | – | – | Mbps |
| Mini-LVDS | 460 | 480 | – | Mbps |

Table 17 • Maximum Frequency Summary for Worst-Case Military Conditions

| Single-Ended I/O | MSIO | MSIOD | DDRIO | Units |
|-------------------------------|-------------|--------------|--------------|--------------|
| PCI 3.3 V | 280 | – | – | MHz |
| LVTTL 3.3 V | 270 | – | – | MHz |
| LVC MOS 3.3 V | 270 | – | – | MHz |
| LVC MOS 2.5 V | 180 | 185 | 180 | MHz |
| LVC MOS 1.8 V | 130 | 180 | 180 | MHz |
| LVC MOS 1.5 V | 70 | 95 | 105 | MHz |
| LVC MOS 1.2 V | 50 | 70 | 90 | MHz |
| LPDDR - LVC MOS 1.8 V mode | – | – | 180 | MHz |
| Voltage-Referenced I/O | MSIO | MSIOD | DDRIO | Units |
| LPDDR | – | – | 180 | MHz |
| HSTL 1.5 V | – | – | 180 | MHz |
| SSTL 2.5 V | 225 | 240 | 180 | MHz |
| SSTL 1.8 V | – | – | 300 | MHz |
| SSTL 1.5 V | – | – | 300 | MHz |
| Differential I/O | MSIO | MSIOD | DDRIO | Units |
| LVPECL (input only) | 405 | – | – | MHz |
| LVDS 3.3 V | 240 | 240 | – | MHz |
| LVDS 2.5 V | 240 | 240 | – | MHz |
| RS DS | 230 | 240 | – | MHz |
| BLVDS | 225 | – | – | MHz |
| MLVDS | 225 | – | – | MHz |
| Mini-LVDS | 230 | 240 | – | MHz |

8.6.2 3.3 V LVCMOS/LVTTL

LVCMOS 3.3 V or Low-Voltage Transistor-Transistor Logic (LVTTL) is a general standard for 3.3 V applications.

8.6.2.1 Minimum and Maximum AC/DC Input and Output Levels Specification

Table 21 • LVTTL/LVCMOS 3.3 V DC Voltage Specification (Applicable to MSIO I/O Bank Only)

| Symbol | Parameters | Conditions | Min | Typ | Max | Units | Notes |
|---|----------------------|------------|------|-----|------|-------|-------|
| LVTTL/LVCMOS 3.3 V Recommended DC Operating Conditions | | | | | | | |
| VDDI | Supply voltage | | 3.15 | 3.3 | 3.45 | V | – |
| LVTTL/LVCMOS 3.3 V DC Input Voltage Specification | | | | | | | |
| VIH (DC) | DC input logic High | | 2.0 | – | 3.45 | V | – |
| VIL (DC) | DC input logic Low | | –0.3 | – | 0.8 | V | – |
| IIH (DC) | Input current High | | – | – | 10 | μA | – |
| IIL (DC) | Input current Low | | – | – | 10 | μA | – |
| LVCMOS 3.3 V DC Output Voltage Specification | | | | | | | |
| VOH | DC output logic High | | 2.4 | – | – | V | * |
| VOL | DC output logic Low | | – | – | 0.4 | V | * |
| LVTTL 3.3 V DC Output Voltage Specification | | | | | | | |
| VOH | DC output logic High | | 2.4 | – | – | V | – |
| VOL | DC output logic Low | | – | – | 0.4 | V | – |
| <i>Note: * The VOH/VOL test points selected ensure compliance with LVCMOS 3.3 V JESD8-B requirements.</i> | | | | | | | |

Table 22 • LVTTL/LVCMOS 3.3 V Maximum Switching Speeds (Applicable to MSIO I/O Bank Only)

| Symbol | Parameters | Conditions | Min | Typ | Max | Units |
|---|---------------------------------------|--|-----|-----|-----|-------|
| LVTTL/LVCMOS 3.3 V Maximum Switching Speed | | | | | | |
| Dmax | Maximum data rate (for MSIO I/O Bank) | AC loading: 17 pF load, maximum drive/slew | – | – | 540 | Mbps |

Table 23 • LVTTL/LVCMOS 3.3 V AC Test Parameter Specifications (Applicable to MSIO Bank Only)

| LVTTL/LVCMOS 3.3 V AC Test Parameter Specifications | | | | | | |
|--|--|------------|-----|-----|-----|-------|
| Symbol | Parameters | Conditions | Min | Typ | Max | Units |
| Vtrip | Measuring/trip point for data path | | – | 1.4 | – | V |
| Rent | Resistance for enable path (t_{ZH} , t_{ZL} , t_{HZ} , t_{LZ}) | | – | 2k | – | Ω |
| Cent | Capacitive loading for enable path (t_{ZH} , t_{ZL} , t_{HZ} , t_{LZ}) | | – | 5 | – | pF |
| Cload | Capacitive loading for data path (t_{DP}) | | – | 5 | – | pF |

**Table 24 • LVTTTL/LVCMOS 3.3 V Transmitter Drive Strength Specifications
(Applicable to MSIO Bank* Only)**

| Output Drive Selection | VOH (V) | VOL (V) | IOH (at VOH) mA | IOL (at VOL) mA |
|------------------------|---------|---------|-----------------|-----------------|
| 2 mA | 2.4 | 0.4 | 2 | 2 |
| 4 mA | 2.4 | 0.4 | 4 | 4 |
| 8 mA | 2.4 | 0.4 | 8 | 8 |
| 12 mA | 2.4 | 0.4 | 12 | 12 |
| 16 mA | 2.4 | 0.4 | 16 | 16 |
| 20 mA | 2.4 | 0.4 | 18 | 18 |

Note: * Software Configurator GUI displays the Commercial/Industrial numeric values. The actual drive capability at temperature is defined in Table 24.

8.6.2.2 AC Switching Characteristics

 Worst-case Military conditions: $T_J = 125^{\circ}\text{C}$, $V_{DD} = 1.14\text{ V}$, $V_{DDI} = 3.15\text{ V}$

AC Switching Characteristics for Receiver (Input Buffers)

Table 25 • LVTTTL/LVCMOS 3.3 V Receiver Characteristics for MSIO I/O Banks (Input Buffers)

 Worst-case Military conditions: $T_J = 125^{\circ}\text{C}$, $V_{DD} = 1.14\text{ V}$, $V_{DDI} = 3.15\text{ V}$

| | On-Die Termination (ODT) | Speed Grade -1 | | Units |
|---|--------------------------|----------------|-----------|-------|
| | | t_{PY} | t_{PYS} | |
| LVTTTL/LVCMOS 3.3 V (for MSIO I/O Bank) | None | 2.416 | 2.443 | ns |

AC Switching Characteristics for Transmitter (Output and Tristate Buffers)

Table 26 • LVTTTL/LVCMOS 3.3 V Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)

 Worst-case Military conditions: $T_J = 125^{\circ}\text{C}$, $V_{DD} = 1.14\text{ V}$, $V_{DDI} = 3.15\text{ V}$

| Output Drive Selection | Slew Control | Speed Grade -1 | | | | | Units |
|------------------------|--------------|----------------|----------|----------|----------|----------|-------|
| | | t_{DP} | t_{ZL} | t_{ZH} | t_{HZ} | t_{LZ} | |
| 2mA | slow | 3.515 | 3.826 | 3.242 | 2.024 | 3.636 | ns |
| 4mA | slow | 2.565 | 2.948 | 2.774 | 3.339 | 4.896 | ns |
| 8mA | slow | 2.349 | 2.568 | 2.528 | 5.013 | 5.329 | ns |
| 12mA | slow | 2.261 | 2.324 | 2.386 | 6.389 | 6.05 | ns |
| 16mA | slow | 2.274 | 2.287 | 2.369 | 6.671 | 6.256 | ns |
| 20mA | slow | 2.372 | 2.206 | 2.306 | 6.976 | 6.541 | ns |

Table 36 • LVC MOS 1.8 V Transmitter Drive Strength Specifications

| Output Drive Selection | VOH (V) | VOL (V) | | | |
|------------------------|-------------|---------|-----------------|-----------------|-------|
| DDRIO Bank* | Min | Max | IOH (at VOH) mA | IOL (at VOL) mA | Notes |
| 2 mA | VDDI – 0.45 | 0.45 | 2 | 2 | – |
| 4 mA | VDDI – 0.45 | 0.45 | 4 | 4 | – |
| 6 mA | VDDI – 0.45 | 0.45 | 6 | 6 | ** |
| 8 mA | VDDI – 0.45 | 0.45 | 6 | 6 | ** |
| 10 mA | VDDI – 0.45 | 0.45 | 8 | 8 | – |
| 12 mA | VDDI – 0.45 | 0.45 | 10 | 10 | – |
| 16 mA | VDDI – 0.45 | 0.45 | 12 | 12 | – |

Notes:

* Software Configurator GUI will display the Commercial/Industrial numeric values. The actual drive capability at temperature is defined by Table 36.

** DDRIO has two 6mA drive strength settings. The setting that corresponds to Output Drive Selection value of 8mA has a shorter propagation delay.

Table 37 • LVC MOS 1.8 V AC Test Parameters and Driver Impedance Specifications

| LVC MOS 1.8 V AC Calibrated Impedance Option | | | | | |
|---|--|-----|------------------------|-----|-------|
| Symbols | Parameters | Min | Typ | Max | Units |
| Rodt_cal | Supported output driver calibrated impedance (for DDRIO I/O Bank) | – | 75, 60, 50, 33, 25, 20 | – | Ω |
| LVC MOS 1.8 V AC Test Parameters Specifications | | | | | |
| Vtrip | Measuring/trip point for data path | – | 0.9 | – | V |
| Rent | Resistance for enable path (t_{ZH} , t_{ZL} , t_{HZ} , t_{LZ}) | – | 2k | – | Ω |
| Cent | Capacitive loading for enable path (t_{ZH} , t_{ZL} , t_{HZ} , t_{LZ}) | – | 5 | – | pF |
| Cload | Capacitive loading for data path (t_{DP}) | – | 5 | – | pF |

8.8.4.2 AC Switching Characteristics

AC Switching Characteristics for Receiver (Input Buffers)

Table 99 • Mini-LVDS AC Switching Characteristics for Receiver (Input Buffers)

Worst-case Military Conditions: $T_J = 125^{\circ}\text{C}$, $V_{DD} = 1.14\text{ V}$, $V_{DDI} = 2.375\text{ V}$

| | On-Die Termination (ODT) | Speed Grade -1 | Units |
|--------------------------------|--------------------------|-------------------|-------|
| | | t_{pY} | |
| Mini-LVDS (for MSIO I/O Bank) | None | 3.112 | ns |
| | 100 | 2.995 | ns |
| Mini-LVDS (for MSIOD I/O Bank) | None | 2.612 | ns |
| | 100 | 2.612 | ns |

AC Switching Characteristics for Transmitter (Output and Tristate Buffers)

Table 100 • Mini-LVDS AC Switching Characteristics for Transmitter (Output and Tristate Buffers)

Worst-case Military Conditions: $T_J = 125^{\circ}\text{C}$, $V_{DD} = 1.14\text{ V}$, $V_{DDI} = 2.375\text{ V}$

| | Speed Grade -1 | | | | | Units |
|---------------------------------------|-------------------|----------|----------|----------|----------|-------|
| | t_{DP} | t_{ZL} | t_{ZH} | t_{HZ} | t_{LZ} | |
| Mini-LVDS (for MSIO I/O Bank) | 2.3 | 2.602 | 2.59 | 2.306 | 2.32 | ns |
| Mini-LVDS (for MSIOD I/O Bank) | | | | | | |
| No pre-emphasis | 1.652 | 1.84 | 1.833 | 1.988 | 1.965 | ns |
| Min pre-emphasis | 1.652 | 1.84 | 1.833 | 1.988 | 1.965 | ns |
| Med pre-emphasis | 1.577 | 1.868 | 1.86 | 2.02 | 1.994 | ns |
| Max pre-emphasis | 1.555 | 1.894 | 1.883 | 2.048 | 2.019 | ns |

Table 106 • LVPECL Maximum AC Switching Speeds (Applicable to MSIO I/O Banks Only)

| Symbols | Parameters | Conditions | Min | Typ | Max | Units |
|---------------------------------|---------------------------------------|------------|-----|-----|-----|-------|
| LVPECL AC Specifications | | | | | | |
| Fmax | Maximum data rate (for MSIO I/O Bank) | | – | – | 810 | Mbps |

8.8.6.2 AC Switching Characteristics

AC Switching Characteristics for Receiver (Input Buffers)

Table 107 • LVPECL Receiver Characteristics

Worst-case Military conditions: $T_J = 125^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$, $V_{DDI} = 3.15\text{ V}$

| | On-Die Termination (ODT) | t_{py} | Units |
|----------------------------|--------------------------|----------------|-------|
| | | Speed Grade -1 | |
| LVPECL (for MSIO I/O Bank) | None | 2.71 | ns |
| | 100 | 2.71 | ns |

8.9 I/O Register Specifications

8.9.1 Input Register




Figure 5 • Timing Model for Input Register

8.10.3 Timing Characteristics

Table 110 • Input DDR Propagation Delays
 Worst-Case Military Conditions: $T_j = 125^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$

| Parameter | Description | Measuring Nodes (from, to) | Speed Grade -1 | Units |
|-------------|---|-------------------------------|-------------------|-------|
| tDDRICKQ1 | Clock-to-Out Out_QR for Input DDR | B,C | 0.165 | ns |
| tDDRICKQ2 | Clock-to-Out Out_QF for Input DDR | B,D | 0.172 | ns |
| tDDRISUD | Data Setup for Input DDR | A,B | 0.372 | ns |
| tDDRIHD | Data Hold for Input DDR | A,B | 0 | ns |
| tDDRISUE | Enable Setup for Input DDR | E,B | 0.475 | ns |
| tDDRIHE | Enable Hold for Input DDR | E,B | 0 | ns |
| tDDRISUSLn | Synchronous Load Setup for Input DDR | G,B | 0.475 | ns |
| tDDRIHSLn | Synchronous Load Hold for Input DDR | G,B | 0 | ns |
| tDDRIAL2Q1 | Asynchronous Load-to-Out QR for Input DDR | F,C | 0.606 | ns |
| tDDRIAL2Q2 | Asynchronous Load-to-Out QF for Input DDR | F,D | 0.558 | ns |
| tDDRIREMA | Asynchronous Load Removal time for Input DDR | F,B | 0 | ns |
| tDDRIRECAL | Asynchronous Load Recovery time for Input DDR | F,B | 0.076 | ns |
| tDDRIWAL | Asynchronous Load Minimum Pulse Width for Input DDR | F,F | 0.313 | ns |
| tDDRICKMPWH | Clock Minimum Pulse Width High for Input DDR | B,B | 0.078 | ns |
| tDDRICKMPWL | Clock Minimum Pulse Width Low for Input DDR | B,B | 0.164 | ns |




Figure 12 • Output DDR Timing Diagram

9.2 Sequential Module

IGLOO2 and SmartFusion2 SoC FPGAs offer a separate flip-flop which can be used independently from the LUT. The flip-flop can be configured as a register or a latch and has a data input and optional enable, synchronous load (clear or preset), and asynchronous load (clear or preset).




Figure 14 • Sequential Module

Figure 15 shows a configuration with SD = 0 (synchronous clear) and ADn = 1 (asynchronous clear) for a flip-flop (LAT = 0).




Figure 15 • Sequential Module Timing Diagram

9.2.1 Timing Characteristics

Table 113 • Register Delays

 Worst-Case Military Conditions: $T_J = 125^{\circ}\text{C}$, $V_{DD} = 1.14\text{ V}$

| Parameter | Description | Speed Grade -1 | | Units |
|-----------|---|-------------------|-----|-------|
| | | Min | Max | |
| tCLKQ | Clock-to-Q of the Core Register | 0.112 | | ns |
| tSUD | Data Setup Time for the Core Register | 0.262 | | ns |
| tHD | Data Hold Time for the Core Register | 0 | | ns |
| tSUE | Enable Setup Time for the Core Register | 0.346 | | ns |
| tHE | Enable Hold Time for the Core Register | 0 | | ns |
| tSUSL | Synchronous Load Setup Time for the Core Register | 0.346 | | ns |
| tHSL | Synchronous Load Hold Time for the Core Register | 0 | | ns |
| tALn2Q | Asynchronous Clear-to-Q of the Core Register (ADn=1) | 0.49 | | ns |
| | Asynchronous Preset-to-Q of the Core Register (ADn=0) | 0.466 | | ns |
| tREMAIn | Asynchronous Load Removal Time for the Core Register | 0 | | ns |
| tRECAIn | Asynchronous Load Recovery Time for the Core Register | 0.364 | | ns |
| tWALn | Asynchronous Load Minimum Pulse Width for the Core Register | 0.266 | | ns |
| tCKMPWH | Clock Minimum Pulse Width High for the Core Register | 0.065 | | ns |
| tCKMPWL | Clock Minimum Pulse Width Low for the Core Register | 0.139 | | ns |

10. Global Resource Characteristics

The IGLOO2 and SmartFusion2 SoC FPGA devices offer a powerful, low skew global routing network which provides an effective clock distribution throughout the FPGA fabric. Refer to the *UG0445: IGLOO2 FPGA and SmartFusion2 SoC FPGA Fabric User Guide* for the positions of various global routing resources.

Table 114 • M2S150T Device Global Resource

 Worst-Case Military Conditions: $T_J = 125^{\circ}\text{C}$, $V_{DD} = 1.14\text{ V}$

| Parameter | Description | Speed Grade -1 | | Units |
|-----------|-----------------------------------|-------------------|-------|-------|
| | | Min | Max | |
| tRCKL | Input Low Delay for Global Clock | 0.788 | 0.868 | ns |
| tRCKH | Input High Delay for Global Clock | 1.46 | 1.594 | ns |
| tRCKSW | Maximum Skew for Global Clock | – | 0.134 | ns |

Table 115 • M2S090T Device Global Resource

 Worst-Case Military Conditions: $T_J = 125^{\circ}\text{C}$, $V_{DD} = 1.14\text{ V}$

| Parameter | Description | Speed Grade -1 | | Units |
|-----------|----------------------------------|-------------------|-------|-------|
| | | Min | Max | |
| tRCKL | Input Low Delay for Global Clock | 0.793 | 0.847 | ns |

Table 125 • uSRAM (RAM64x18) in 64x18 Mode
 Worst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$ (continued)

| Parameter | Description | Speed Grade -1 | | Units |
|-----------|--------------------------------------|-------------------|-----|-------|
| | | Min | Max | |
| tsrstu | Read Synchronous Reset Setup Time | 0.279 | – | ns |
| tsrsthd | Read Synchronous Reset Hold Time | 0.062 | – | ns |
| tccy | Write Clock Period | 4 | – | ns |
| tcclkmpwh | Write Clock Minimum Pulse Width High | 1.8 | – | ns |
| tcclkmpwl | Write Clock Minimum Pulse Width Low | 1.8 | – | ns |
| tblkcsu | Write Block Setup Time | 0.417 | – | ns |
| tblkchd | Write Block Hold Time | 0.007 | – | ns |
| tdincsu | Write Input Data setup Time | 0.119 | – | ns |
| tdinchd | Write Input Data hold Time | 0.155 | – | ns |
| taddrcsu | Write Address Setup Time | 0.091 | – | ns |
| taddrchd | Write Address Hold Time | 0.132 | – | ns |
| twecsu | Write Enable Setup Time | 0.41 | – | ns |
| twechd | Write Enable Hold Time | -0.027 | – | ns |
| fmax | Maximum Frequency | – | 250 | MHz |

Table 126 • uSRAM (RAM64x16) in 64x16 Mode
 Worst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$

| Parameter | Description | Speed Grade -1 | | Units |
|------------|---|-------------------|-------|-------|
| | | Min | Max | |
| tcy | Read Clock Period | 4 | – | ns |
| tclkmpwh | Read Clock Minimum Pulse Width High | 1.8 | – | ns |
| tclkmpwl | Read Clock Minimum pulse Width Low | 1.8 | – | ns |
| tplcy | Read Pipe-line clock period | 4 | – | ns |
| tplclkmpwh | Read Pipe-line clock Minimum Pulse Width High | 1.8 | – | ns |
| tplclkmpwl | Read Pipe-line clock Minimum Pulse Width Low | 1.8 | – | ns |
| tclk2q | Read Access Time with Pipeline Register | – | 0.276 | ns |
| | Read Access Time without Pipeline Register | – | 1.738 | ns |
| taddrsu | Read Address Setup Time in Synchronous Mode | 0.311 | – | ns |
| | Read Address Setup Time in Asynchronous Mode | 1.916 | – | ns |
| taddrhd | Read Address Hold Time in Synchronous Mode | 0.094 | – | ns |
| | Read Address Hold Time in Asynchronous Mode | -0.803 | – | ns |
| trdensu | Read Enable Setup Time | 0.287 | – | ns |




Figure 17 • SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1)

26. USB Characteristics

Table 162 • USB Characteristics

Worst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$

| Parameter | Description | Min | Typ | Max | Units |
|------------|--|-----|-----|-------|-------|
| FUSBREFCLK | Internally Sourced USB Reference Clock Frequency | – | – | 133 | MHz |
| TUSBCLK | USB Clock Period | – | – | 16.66 | ns |
| TUSBPD | Clock to USB Data Propagation Delay | – | – | 9.0 | ns |
| TUSBSU | Setup Time for USB Data | – | – | 6.0 | ns |
| TUSBHD | Hold Time for USB Data | 0 | – | – | ns |

Table 164 • SPI Characteristics

 Worst-Case Military Conditions: $T_J = 125^{\circ}\text{C}$, $V_{DD} = 1.14\text{ V}$ (continued)

| Symbol | Description | Conditions | All Devices/Speed Grades | | | Unit | Notes |
|---------------------------------|---|--|--|-----------|-----|---------------|-------|
| | | | Min | Typ | Max | | |
| sp3 | SPI_[0 1]_CLK minimum pulse width low | | | | | | |
| | SPI_[0 1]_CLK = PCLK/2 | – | 6 | – | – | ns | – |
| | SPI_[0 1]_CLK = PCLK/4 | – | 12.05 | – | – | ns | – |
| | SPI_[0 1]_CLK = PCLK/8 | – | 24.1 | – | – | ns | – |
| | SPI_[0 1]_CLK = PCLK/16 | – | 0.05 | – | – | μs | – |
| | SPI_[0 1]_CLK = PCLK/32 | – | 0.095 | – | – | μs | – |
| | SPI_[0 1]_CLK = PCLK/64 | – | 0.195 | – | – | μs | – |
| | SPI_[0 1]_CLK = PCLK/128 | – | 0.385 | – | – | μs | – |
| sp4 | SPI_[0 1]_CLK, SPI_[0 1]_DO, SPI_[0 1]_SS rise time (10%-90%) | I/O Configuration: LVCMOS 2.5 V- 8mA AC Loading: 35pF Test Conditions: Typical Voltage, 25°C | – | 2.77 | – | ns | 1 |
| sp5 | SPI_[0 1]_CLK, SPI_[0 1]_DO, SPI_[0 1]_SS fall time (10%-90%) | I/O Configuration: LVCMOS 2.5 V- 8mA AC Loading: 35pF Test Conditions: Typical Voltage, 25°C | – | 2.90 6 | – | ns | 1 |
| SPI Master Configuration | | | | | | | |
| sp6m | SPI_[0 1]_DO setup time | – | $(\text{SPI}_x_CLK_period/2) - 3.0$ | – | – | ns | 2 |
| sp7m | SPI_[0 1]_DO hold time | – | $(\text{SPI}_x_CLK_period/2) - 2.5$ | – | – | ns | 2 |
| sp8m | SPI_[0 1]_DI setup time | – | 8 | – | – | ns | 2 |
| sp9m | SPI_[0 1]_DI hold time | – | 2.5 | – | – | ns | 2 |
| SPI Slave Configuration | | | | | | | |
| sp6s | SPI_[0 1]_DO setup time | – | $(\text{SPI}_x_CLK_period/2) - 12.0$ | – | – | ns | 2 |
| sp7s | SPI_[0 1]_DO hold time | – | $(\text{SPI}_x_CLK_period/2) + 3.0$ | – | – | ns | 2 |
| sp8s | SPI_[0 1]_DI setup time | – | 2 | – | – | ns | 2 |