




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                                                         |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                                                  |
| Number of LABs/CLBs            | -                                                                                                                                                                       |
| Number of Logic Elements/Cells | 12084                                                                                                                                                                   |
| Total RAM Bits                 | 933888                                                                                                                                                                  |
| Number of I/O                  | 233                                                                                                                                                                     |
| Number of Gates                | -                                                                                                                                                                       |
| Voltage - Supply               | 1.14V ~ 2.625V                                                                                                                                                          |
| Mounting Type                  | Surface Mount                                                                                                                                                           |
| Operating Temperature          | -55°C ~ 125°C (TJ)                                                                                                                                                      |
| Package / Case                 | 484-BGA                                                                                                                                                                 |
| Supplier Device Package        | 484-FPBGA (23x23)                                                                                                                                                       |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/m2gl010ts-1fgg484m">https://www.e-xfl.com/product-detail/microchip-technology/m2gl010ts-1fgg484m</a> |

## List of Tables

|                                                                                                                 |    |
|-----------------------------------------------------------------------------------------------------------------|----|
| Table 1. IGLOO2 FPGA and SmartFusion2 SoC FPGA Device Status .....                                              | 10 |
| Table 2. Absolute Maximum Ratings .....                                                                         | 11 |
| Table 3. Recommended Operating Conditions .....                                                                 | 12 |
| Table 4. FPGA Operating Limits .....                                                                            | 14 |
| Table 5. Embedded Flash Limits .....                                                                            | 14 |
| Table 6. Device Storage Temperature and Retention .....                                                         | 14 |
| Table 7. Package Thermal Resistance .....                                                                       | 15 |
| Table 8. Quiescent Supply Current Characteristics .....                                                         | 17 |
| Table 9. SmartFusion2 and IGLOO2 Quiescent Supply Current – Typical Process .....                               | 17 |
| Table 10. Currents During Program Cycle, 0°C ≤ T <sub>J</sub> ≤ 85°C, Typical Process .....                     | 18 |
| Table 11. Currents During Verify Cycle, 0°C ≤ T <sub>J</sub> ≤ 85°C, Typical Process .....                      | 18 |
| Table 12. Inrush Currents at Power up, –55°C ≤ T <sub>J</sub> ≤ 125°C, Typical Process .....                    | 18 |
| Table 13. SmartFusion2 and IGLOO2 Quiescent Supply Current – Worst-Case Process .....                           | 18 |
| Table 14. Average Temperature and Voltage Derating Factors for Fabric Timing Delays .....                       | 19 |
| Table 15. Timing Model Parameters .....                                                                         | 21 |
| Table 16. Maximum Data Rate Summary for Worst-Case Military Conditions .....                                    | 25 |
| Table 17. Maximum Frequency Summary for Worst-Case Military Conditions .....                                    | 26 |
| Table 18. Input Capacitance .....                                                                               | 27 |
| Table 19. I/O Weak Pull-Up/Pull-Down Resistance Values for DDRIO, MSIO, and MSIOD Banks .....                   | 27 |
| Table 20. Schmitt Trigger Input Hysteresis .....                                                                | 27 |
| Table 21. LVTTTL/LVCMOS 3.3 V DC Voltage Specification (Applicable to MSIO I/O Bank Only) .....                 | 28 |
| Table 22. LVTTTL/LVCMOS 3.3 V Maximum Switching Speeds (Applicable to MSIO I/O Bank Only) .....                 | 28 |
| Table 23. LVTTTL/LVCMOS 3.3 V AC Test Parameter Specifications (Applicable to MSIO Bank Only) .....             | 28 |
| Table 24. LVTTTL/LVCMOS 3.3 V Receiver Characteristics for MSIO I/O Banks (Input Buffers) .....                 | 29 |
| Table 25. LVTTTL/LVCMOS 3.3 V Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers) ..... | 29 |
| Table 26. LVTTTL/LVCMOS 3.3 V Transmitter Drive Strength Specifications (Applicable to MSIO Bank* Only) .....   | 29 |
| Table 27. LVCMOS 2.5 V DC Voltage Specification .....                                                           | 30 |
| Table 28. LVCMOS 2.5 V Maximum AC Switching Speeds .....                                                        | 30 |
| Table 29. LVCMOS 2.5 V AC Test Parameters and Driver Impedance Specifications .....                             | 30 |
| Table 30. LVCMOS 2.5 V AC Switching Characteristics for Receiver (Input Buffers) .....                          | 31 |
| Table 31. LVCMOS 2.5 V AC Switching Characteristics for Transmitter (Output and Tristate Buffers) .....         | 31 |
| Table 32. LVCMOS 2.5 V Transmitter Drive Strength Specifications .....                                          | 31 |
| Table 33. LVCMOS 1.8 V DC Voltage Specification .....                                                           | 33 |
| Table 34. LVCMOS 1.8 V Maximum AC Switching Speeds .....                                                        | 33 |
| Table 35. LVCMOS 1.8 V Transmitter Drive Strength Specifications .....                                          | 33 |
| Table 36. LVCMOS 1.8 V Transmitter Drive Strength Specifications .....                                          | 34 |
| Table 37. LVCMOS 1.8 V AC Test Parameters and Driver Impedance Specifications .....                             | 34 |
| Table 38. LVCMOS 1.8 V AC Switching Characteristics for Receiver (Input Buffers) .....                          | 35 |
| Table 39. LVCMOS 1.8 V AC Switching Characteristics for Transmitter (Output and Tristate Buffers) .....         | 35 |
| Table 40. LVCMOS 1.5 V Minimum and Maximum DC Input and Output Levels .....                                     | 36 |
| Table 41. LVCMOS 1.5 V Maximum AC Switching Speeds .....                                                        | 37 |
| Table 42. LVCMOS 1.5 V AC Test Parameters and Driver Impedance Specifications .....                             | 37 |
| Table 43. LVCMOS 1.5 V Transmitter Drive Strength Specifications .....                                          | 37 |
| Table 44. LVCMOS 1.5 V AC Switching Characteristics for Receiver (Input Buffers) .....                          | 38 |
| Table 45. LVCMOS 1.5 V AC Switching Characteristics for Transmitter (Output and Tristate Buffers) .....         | 38 |
| Table 46. LVCMOS 1.2 V Minimum and Maximum DC Input and Output Levels .....                                     | 39 |

|                                                                                              |     |
|----------------------------------------------------------------------------------------------|-----|
| Table 148. Mathblock With Input Register Used and Output in Bypass Mode .....                | 105 |
| Table 149. Mathblock With Input and Output in Bypass Mode .....                              | 105 |
| Table 150. DDR Memory Interface Characteristics .....                                        | 107 |
| Table 151. SFP Transceiver Electrical Characteristics .....                                  | 108 |
| Table 152. Transmitter Parameters .....                                                      | 109 |
| Table 153. Receiver Parameters .....                                                         | 109 |
| Table 154. SERDES Reference Clock AC Specifications .....                                    | 109 |
| Table 155. Maximum Frequency for MSS Main Clock .....                                        | 110 |
| Table 156. I2C Characteristics .....                                                         | 110 |
| Table 157. HCSL Minimum and Maximum DC Input Levels (Applicable to SERDES REFCLK Only) ..... | 110 |
| Table 158. HCSL Maximum AC Switching Speeds (Applicable to SERDES REFCLK Only) .....         | 110 |
| Table 159. I2C Switching Characteristics .....                                               | 112 |
| Table 160. SPI Characteristics .....                                                         | 113 |
| Table 161. CAN Controller Characteristics .....                                              | 116 |
| Table 162. USB Characteristics .....                                                         | 117 |
| Table 163. Maximum Frequency for HPMS Main Clock .....                                       | 118 |
| Table 164. SPI Characteristics .....                                                         | 118 |

# IGLOO2 and SmartFusion2 SoC FPGA Military Grade AC/DC Electrical Characteristics

## 1. Introduction

Microsemi®'s military grade SmartFusion®2 system-on-chip (SoC) field programmable gate array (FPGA) and IGLOO®2 FPGA families integrate an industry standard 4-input lookup table-based (LUT) FPGA fabric with integrated mathblocks, multiple embedded memory blocks, and high-performance SERDES communications interfaces on a single chip. Both families benefit from low power flash technology and are the most secure and reliable FPGAs in the industry. These next generation devices offer up to 150K Logic Elements, up to five MB of embedded RAM, up to 16 SERDES lanes, and up to four PCI Express Gen 1 endpoints, as well as integrated hard DDR3 memory controllers with error correction.

SmartFusion2 military grade devices integrate an entire low power real time Microcontroller Subsystem with a rich set of Industry standard peripherals including Ethernet, USB, and CAN, while the IGLOO2 military devices integrate a high-performance memory subsystem with on-chip flash, 32 Kbyte embedded SRAM, and multiple DMA controllers.

## 2. Device Status

For more information on device status, refer to the "Datasheet Categories".

**Table 1 • IGLOO2 FPGA and SmartFusion2 SoC FPGA Device Status**

| Design Security Device Densities | Status      |
|----------------------------------|-------------|
| 010T                             | Production  |
| 025T                             | Production  |
| 050T                             | Production  |
| 060T                             | Preliminary |
| 090T                             | Production  |
| 150T                             | Production  |
| Data Security Device Densities   | Status      |
| 010TS                            | Production  |
| 025TS                            | Production  |
| 050TS                            | Production  |
| 060TS                            | Preliminary |
| 090TS                            | Production  |
| 150TS                            | Production  |

**Table 3 • Recommended Operating Conditions (continued)**

| Symbol                                                                             | Parameter                                                                                 | Conditions  | Min   | Typ | Max   | Units | Notes |
|------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------|-------------|-------|-----|-------|-------|-------|
| VPPNVM                                                                             | Analog sense circuit supply of embedded nonvolatile memory (eNVM). Must be shorted to VPP | 2.5 V Range | 2.375 | 2.5 | 2.625 | V     | –     |
|                                                                                    |                                                                                           | 3.3 V Range | 3.15  | 3.3 | 3.45  | V     | –     |
| Notes:                                                                             |                                                                                           |             |       |     |       |       |       |
| 1. Programming at this temperature range is available only with VPP in 3.3 V Range |                                                                                           |             |       |     |       |       |       |
| 2. Power supply ramps must all be strictly monotonic, without plateaus.            |                                                                                           |             |       |     |       |       |       |

**Table 4 • FPGA Operating Limits**

| Product Grade                                                                            | Element | Programming Temperature                                  | Operating Temperature                                    | Programming Cycles | Retention (Biased/Unbiased) | Note |
|------------------------------------------------------------------------------------------|---------|----------------------------------------------------------|----------------------------------------------------------|--------------------|-----------------------------|------|
| Military                                                                                 | FPGA    | Min T <sub>J</sub> = 0°C<br>Max T <sub>J</sub> = 85°C    | Min T <sub>J</sub> = -55°C<br>Max T <sub>J</sub> = 125°C | 500                | 10 Years                    | —    |
|                                                                                          |         | Min T <sub>J</sub> = -40°C<br>Max T <sub>J</sub> = 100°C | Min T <sub>J</sub> = -55°C<br>Max T <sub>J</sub> = 125°C | 500                | 10 Years                    | *    |
| Note: *: Programming at this temperature range is available only with VPP in 3.3 V Range |         |                                                          |                                                          |                    |                             |      |

**Table 5 • Embedded Flash Limits**

| Product Grade | Element        | Programming Temperature                                  | Maximum Operating Temperature                            | Programming Cycles                                                 | Retention (Biased/Unbiased) |
|---------------|----------------|----------------------------------------------------------|----------------------------------------------------------|--------------------------------------------------------------------|-----------------------------|
| Military      | Embedded flash | Min T <sub>J</sub> = -55°C<br>Max T <sub>J</sub> = 125°C | Min T <sub>J</sub> = -55°C<br>Max T <sub>J</sub> = 125°C | < 10,000 cycles per pages, up to one million cycles per eNVM array | 10 Years                    |

**Table 6 • Device Storage Temperature and Retention**

| Product Grade | Storage Temperature (T <sub>stg</sub> )                  | Retention |
|---------------|----------------------------------------------------------|-----------|
| Military      | Min T <sub>J</sub> = -55°C<br>Max T <sub>J</sub> = 125°C | 10 Years  |

## 4.2 Overshoot/Undershoot Limits

For AC signals, the input signal may undershoot during transitions to -1.0 V for no longer than 10% or the period. The current during the transition must not exceed 100mA.

For AC signals, the input signal may overshoot during transitions to VCCI + 1.0 V for no longer than 10% of the period. The current during the transition must not exceed 100mA.

**Note:** The above specification does not apply to the PCI standard. The IGLOO2 and SmartFusion2 PCI I/Os are compliant to the PCI standard including the PCI overshoot/undershoot specifications.

## 4.3. Thermal Characteristics

### 4.3.1 Introduction

The temperature variable in the Microsemi SoC Products Group Designer software refers to the junction temperature, not the ambient, case, or board temperatures. This is an important distinction because dynamic and static power consumption will cause the chip's junction temperature to be higher than the ambient, case, or board temperatures.

EQ 1 through EQ 3 give the relationship between thermal resistance, temperature gradient, and power.

$$\theta_{JA} = \frac{T_J - T_A}{P}$$

EQ 1

$$\theta_{JB} = \frac{T_J - T_B}{P}$$

EQ 2

$$\theta_{JC} = \frac{T_J - T_C}{P}$$

EQ 3

where

- $\theta_{JA}$  = Junction-to-air thermal resistance
- $\theta_{JB}$  = Junction-to-board thermal resistance
- $\theta_{JC}$  = Junction-to-case thermal resistance
- $T_J$  = Junction temperature
- $T_A$  = Ambient temperature
- $T_B$  = Board temperature (measured 1.0 mm away from the package edge)
- $T_C$  = Case temperature
- $P$  = Total power dissipated by the device

**Table 7 • Package Thermal Resistance**

| Product<br>M2GL/M2S | $\theta_{JA}$ |         |         | $\theta_{JB}$ | $\theta_{JC}$ | Units |
|---------------------|---------------|---------|---------|---------------|---------------|-------|
|                     | Still Air     | 1.0 m/s | 2.5 m/s |               |               |       |
| <b>010</b>          |               |         |         |               |               |       |
| FG484               | 18.22         | 14.83   | 13.62   | 8.83          | 4.92          | °C/W  |
| <b>025</b>          |               |         |         |               |               |       |
| FG484               | 17.03         | 13.66   | 12.45   | 7.66          | 4.18          | °C/W  |
| <b>050</b>          |               |         |         |               |               |       |
| FG484               | 15.29         | 12.19   | 10.99   | 6.27          | 3.24          | °C/W  |
| <b>060</b>          |               |         |         |               |               |       |
| FG484               | 15.40         | 12.06   | 10.85   | 6.14          | 3.15          | °C/W  |
| <b>090</b>          |               |         |         |               |               |       |
| FG484               | 14.64         | 11.37   | 10.16   | 5.43          | 2.77          | °C/W  |
| <b>150</b>          |               |         |         |               |               |       |
| FC1152              | 9.08          | 6.81    | 5.87    | 2.56          | 0.38          | °C/W  |

### 4.3.2 Theta-JA

Junction-to-ambient thermal resistance ( $\theta_{JA}$ ) is determined under standard conditions specified by JEDEC (JESD-51), but it has little relevance in actual performance of the product. It must be used with caution, but it is useful for comparing the thermal performance of one package to another.

The maximum power dissipation allowed is calculated using EQ 4.

$$\text{Maximum Power Allowed} = \frac{T_{J(\text{MAX})} - T_{A(\text{MAX})}}{\theta_{JA}}$$

EQ 4

The absolute maximum junction temperature is 100°C. EQ 5 shows a sample calculation of the absolute maximum power dissipation allowed for the M2GL050-FG484 package at Military temperature and in still air, where:

$$\begin{aligned}\theta_{JA} &= 15.29^{\circ}\text{C/W (taken from Table 7 on page 15)} \\ T_A &= 85^{\circ}\text{C}\end{aligned}$$

$$\text{Maximum Power Allowed} = \frac{100^{\circ}\text{C} - 85^{\circ}\text{C}}{15.29^{\circ}\text{C/W}} = 0.981 \text{ W}$$

EQ 5

The power consumption of a device can be calculated using the Microsemi SoC Products Group power calculator. The device's power consumption must be lower than the calculated maximum power dissipation by the package.

If the power consumption is higher than the device's maximum allowable power dissipation, a heat sink can be attached on top of the case, or the airflow inside the system must be increased.

### 4.3.3 Theta-JB

Junction-to-board thermal resistance ( $\theta_{JB}$ ) measures the ability of the package to dissipate heat from the surface of the chip to the PCB. As defined by the JEDEC (JESD-51) standard, the thermal resistance from junction to board uses an isothermal ring cold plate zone concept. The ring cold plate is simply a means to generate an isothermal boundary condition at the perimeter. The cold plate is mounted on a JEDEC standard board with a minimum distance of 5.0 mm away from the package edge.

### 4.3.4 Theta-JC

Junction-to-case thermal resistance ( $\theta_{JC}$ ) measures the ability of a device to dissipate heat from the surface of the chip to the top or bottom surface of the package. It is applicable for packages used with external heat sinks. Constant temperature is applied to the surface in consideration and acts as a boundary condition.

This only applies to situations where all or nearly all of the heat is dissipated through the surface in consideration.

**Table 13 • Inrush Currents at Power up,  $-55^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$ , Typical Process**

|                 |      |     |     |     |     |     |    |
|-----------------|------|-----|-----|-----|-----|-----|----|
| VDDI            | 2.62 | 141 | 161 | 187 | 283 | 404 | mA |
| Number of banks |      | 8   | 8   | 10  | 9   | 19  | –  |

## 6. Average Fabric Temperature and Voltage Derating Factors

**Table 14 • Average Temperature and Voltage Derating Factors for Fabric Timing Delays**  
(Normalized to  $T_J = 125^{\circ}\text{C}$ , Worst-Case VDD = 1.14 V)

| Core Voltage VDD (V) | Junction Temperature ( $^{\circ}\text{C}$ ) |                       |                     |                      |                      |                      |                       |                       |
|----------------------|---------------------------------------------|-----------------------|---------------------|----------------------|----------------------|----------------------|-----------------------|-----------------------|
|                      | $-55^{\circ}\text{C}$                       | $-40^{\circ}\text{C}$ | $0^{\circ}\text{C}$ | $25^{\circ}\text{C}$ | $70^{\circ}\text{C}$ | $85^{\circ}\text{C}$ | $100^{\circ}\text{C}$ | $125^{\circ}\text{C}$ |
| 1.14                 | 0.91                                        | 0.91                  | 0.93                | 0.94                 | 0.96                 | 0.97                 | 0.98                  | 1.00                  |
| 1.2                  | 0.82                                        | 0.83                  | 0.84                | 0.85                 | 0.87                 | 0.87                 | 0.88                  | 0.90                  |
| 1.26                 | 0.75                                        | 0.75                  | 0.77                | 0.77                 | 0.79                 | 0.80                 | 0.81                  | 0.75                  |



**Table 39 • LVCMOS 1.8 V AC Switching Characteristics for Transmitter (Output and Tristate Buffers)**  
Worst-case Military conditions:  $T_J = 125^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 1.71\text{ V}$  (continued)

| Output Drive Selection                   | Slew Control | Speed Grade<br>–1 |          |          |          |          | Units |
|------------------------------------------|--------------|-------------------|----------|----------|----------|----------|-------|
|                                          |              | $t_{DP}$          | $t_{ZL}$ | $t_{ZH}$ | $t_{HZ}$ | $t_{LZ}$ |       |
| 12 mA                                    | slow         | 3.795             | 3.096    | 3.773    | 6.773    | 6.067    | ns    |
|                                          | medium       | 3.408             | 2.764    | 3.389    | 6.47     | 5.743    | ns    |
|                                          | medium_fast  | 3.215             | 2.599    | 3.194    | 6.346    | 5.61     | ns    |
|                                          | fast         | 3.196             | 2.584    | 3.175    | 6.335    | 5.604    | ns    |
| 16 mA                                    | slow         | 3.744             | 3.035    | 3.719    | 6.944    | 6.207    | ns    |
|                                          | medium       | 3.358             | 2.712    | 3.339    | 6.657    | 5.868    | ns    |
|                                          | medium_fast  | 3.175             | 2.546    | 3.153    | 6.547    | 5.751    | ns    |
|                                          | fast         | 3.156             | 2.531    | 3.133    | 6.541    | 5.747    | ns    |
| <b>LVCMOS 1.8 V (for MSIO I/O Bank)</b>  |              |                   |          |          |          |          |       |
| 2 mA                                     | slow         | 3.957             | 4.784    | 5.023    | 5.643    | 5.866    | ns    |
| 4 mA                                     | slow         | 3.668             | 4.162    | 4.485    | 6.543    | 6.382    | ns    |
| 6 mA                                     | slow         | 3.586             | 3.994    | 4.358    | 7.622    | 6.941    | ns    |
| 8 mA                                     | slow         | 3.616             | 3.782    | 4.162    | 7.988    | 7.161    | ns    |
| 10 mA                                    | slow         | 3.662             | 3.732    | 4.121    | 8.396    | 7.423    | ns    |
| 12 mA                                    | slow         | 3.75              | 3.615    | 4.006    | 8.576    | 7.543    | ns    |
| <b>LVCMOS 1.8 V (for MSIOD I/O Bank)</b> |              |                   |          |          |          |          |       |
| 2 mA                                     | slow         | 3.048             | 3.692    | 3.898    | 5.818    | 5.609    | ns    |
| 4 mA                                     | slow         | 2.5               | 3.088    | 3.288    | 6.421    | 6.121    | ns    |
| 6 mA                                     | slow         | 2.225             | 2.747    | 2.937    | 7.18     | 6.753    | ns    |
| 8 mA                                     | slow         | 2.233             | 2.72     | 2.904    | 7.49     | 6.992    | ns    |
| 10 mA                                    | slow         | 2.263             | 2.577    | 2.759    | 7.851    | 7.253    | ns    |

### 8.6.5 1.5 V LVCMOS

LVCMOS 1.5 is a general standard for 1.5 V applications and is supported in IGLOO2 FPGAs and SmartFusion2 SoC FPGAs in compliance to the JEDEC specification JESD8-11A.

#### 8.6.5.1 Minimum and Maximum AC/DC Input and Output Levels Specification

**Table 40 • LVCMOS 1.5 V Minimum and Maximum DC Input and Output Levels**

| Symbols                                                 | Parameters                                          | Min                   | Typ | Max                   | Units         |
|---------------------------------------------------------|-----------------------------------------------------|-----------------------|-----|-----------------------|---------------|
| <b>LVCMOS 1.5 V Recommended DC Operating Conditions</b> |                                                     |                       |     |                       |               |
| VDDI                                                    | Supply voltage                                      | 1.425                 | 1.5 | 1.575                 | V             |
| <b>LVCMOS 1.5 V DC Input Voltage Specification</b>      |                                                     |                       |     |                       |               |
| VIH (DC)                                                | DC input logic High for (MSIOD and DDRIO I/O banks) | $0.65 \times V_{DDI}$ | –   | 1.575                 | V             |
| VIH (DC)                                                | DC input logic High (for MSIO I/O Bank)             | $0.65 \times V_{DDI}$ | –   | 2.75                  | V             |
| VIL (DC)                                                | DC input logic Low                                  | –0.3                  | –   | $0.35 \times V_{DDI}$ | V             |
| IIH (DC)                                                | Input current High                                  | –                     | –   | 10                    | $\mu\text{A}$ |
| IIL (DC)                                                | Input current Low                                   | –                     | –   | 10                    | $\mu\text{A}$ |
| <b>LVCMOS 1.5 V DC Output Voltage Specification</b>     |                                                     |                       |     |                       |               |
| VOH                                                     | DC output logic High                                | $V_{DDI} \times 0.75$ | –   | –                     | V             |
| VOL                                                     | DC output logic Low                                 | –                     | –   | $V_{DDI} \times 0.25$ | V             |

### 8.7.5.2 AC Switching Characteristics

#### AC Switching Characteristics for Receiver (Input Buffers)

**Table 70 • DDR3/SSTL15 AC Switching Characteristics for Receiver (Input Buffers)**

Worst-Case Military Conditions:  $T_J = 125^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 1.425\text{ V}$

|                                                          | ODT (On Die Termination) | Speed Grade<br>-1 | Units |
|----------------------------------------------------------|--------------------------|-------------------|-------|
|                                                          |                          | t <sub>py</sub>   |       |
| DDR3/SSTL15 (for DDRIO I/O Bank) – Calibration Mode Only |                          |                   |       |
| Pseudo-Differential                                      | None                     | 1.672             | ns    |
| True-Differential                                        | None                     | 1.694             | ns    |

#### AC Switching Characteristics for Transmitter (Output and Tristate Buffers)

**Table 71 • DDR3/SSTL15 AC Switching Characteristics for Transmitter (Output and Tristate Buffers)**

Worst-Case Military Conditions:  $T_J = 125^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 1.425\text{ V}$

|                                                        | Speed Grade<br>–1 |                 |                 |                 |                 | Units |
|--------------------------------------------------------|-------------------|-----------------|-----------------|-----------------|-----------------|-------|
|                                                        | t <sub>DP</sub>   | t <sub>ZL</sub> | t <sub>ZH</sub> | t <sub>HZ</sub> | t <sub>LZ</sub> |       |
| DDR3 Reduced Drive/SSTL15 Class I (for DDRIO I/O Bank) |                   |                 |                 |                 |                 |       |
| Single Ended                                           | 2.832             | 2.766           | 2.767           | 2.658           | 2.659           | ns    |
| Differential                                           | 2.848             | 3.401           | 3.393           | 3.173           | 3.166           | ns    |
| DDR3 Full Drive/SSTL15 Class II (for DDRIO I/O Bank)   |                   |                 |                 |                 |                 |       |
| Single Ended                                           | 2.832             | 2.76            | 2.759           | 2.655           | 2.655           | ns    |
| Differential                                           | 2.845             | 3.397           | 3.387           | 3.179           | 3.171           | ns    |

### 8.7.6 Low Power Double Data Rate (LPDDR)

LPDDR reduced and full drive low power double data rate standards are supported in IGLOO2 FPGA and SmartFusion2 SoC FPGA I/Os. This standard requires a differential amplifier input buffer and a push-pull output buffer. This I/O standard is supported in DDRIO I/O Bank only.

#### 8.7.6.1 Minimum and Maximum AC/DC Input and Output Levels Specification

**Table 72 • LPDDR AC/DC Specifications (for DDRIO IO Bank Only)**

| Symbols                                      | Parameters              | Conditions | Min                  | Typ   | Max                  | Units         | Notes |
|----------------------------------------------|-------------------------|------------|----------------------|-------|----------------------|---------------|-------|
| <b>Recommended DC Operating Conditions</b>   |                         |            |                      |       |                      |               |       |
| VDDI                                         | Supply voltage          |            | 1.71                 | 1.8   | 1.89                 | V             | –     |
| VTT                                          | Termination voltage     |            | 0.838                | 0.900 | 0.964                | V             | –     |
| VREF                                         | Input reference voltage |            | 0.838                | 0.900 | 0.964                | V             | –     |
| <b>LPDDR DC Input Voltage Specification</b>  |                         |            |                      |       |                      |               |       |
| VIH (DC)                                     | DC input logic High     |            | $0.7 \times V_{DDI}$ | –     | 1.89                 | V             | –     |
| VIL (DC)                                     | DC input logic Low      |            | –0.3                 | –     | $0.3 \times V_{DDI}$ | V             | –     |
| IIH (DC)                                     | Input current High      |            | –                    | –     | 10                   | $\mu\text{A}$ | –     |
| IIL (DC)                                     | Input current Low       |            | –                    | –     | 10                   | $\mu\text{A}$ | –     |
| <b>LPDDR DC Output Voltage Specification</b> |                         |            |                      |       |                      |               |       |

## 8.8.5 RSDS

Reduced Swing Differential Signaling (RSDS) is similar to an LVDS high-speed interface using differential signaling. RSDS has a similar implementation to LVDS devices and is only intended for point-to-point applications.


### 8.8.5.1 Minimum and Maximum Input and Output Levels

**Table 101 • RSDS DC Voltage Specification**

| Symbols                                        | Parameters                        | Conditions | Min   | Typ   | Max   | Units |
|------------------------------------------------|-----------------------------------|------------|-------|-------|-------|-------|
| <b>Recommended DC Operating Conditions</b>     |                                   |            |       |       |       |       |
| VDDI                                           | Supply voltage                    |            | 2.375 | 2.5   | 2.625 | V     |
| <b>RSDS DC Input Voltage Specification</b>     |                                   |            |       |       |       |       |
| VI                                             | DC input voltage                  |            | 0     | –     | 2.925 | V     |
| <b>RSDS DC Output Voltage Specification</b>    |                                   |            |       |       |       |       |
| VOH                                            | DC output logic High              |            | 1.25  | 1.425 | 1.6   | V     |
| VOL                                            | DC output logic Low               |            | 0.9   | 1.075 | 1.25  | V     |
| <b>RSDS Differential Voltage Specification</b> |                                   |            |       |       |       |       |
| VOD                                            | Differential output voltage swing |            | 100   | –     | 600   | mV    |
| VOCM                                           | Output common mode voltage        |            | 0.5   | –     | 1.5   | V     |
| VICM                                           | Input common mode voltage         |            | 0.3   | –     | 1.5   | V     |
| VID                                            | Input differential voltage        |            | 100   | –     | 600   | mV    |

**Table 102 • RSDS AC Specifications**

| Symbols                                       | Parameters                                                                       | Conditions                                         | Min | Typ         | Max | Units    |
|-----------------------------------------------|----------------------------------------------------------------------------------|----------------------------------------------------|-----|-------------|-----|----------|
| <b>RSDS Maximum AC Switching Speed</b>        |                                                                                  |                                                    |     |             |     |          |
| Dmax                                          | Maximum data rate (for MSIO I/O Bank)                                            | AC loading: 2 pF / 100 $\Omega$ differential load  | –   | –           | 460 | Mbps     |
| Dmax                                          | Maximum data rate (for MSIOD I/O Bank)                                           | AC loading: 10 pF / 100 $\Omega$ differential load | –   | –           | 480 | Mbps     |
| <b>RSDS Impedance Specification</b>           |                                                                                  |                                                    |     |             |     |          |
| Rt                                            | Termination resistance                                                           |                                                    | –   | 100         | –   | $\Omega$ |
| <b>RSDS AC Test Parameters Specifications</b> |                                                                                  |                                                    |     |             |     |          |
| VTrip                                         | Measuring/trip point for data path                                               |                                                    | –   | Cross point | –   | V        |
| Rent                                          | Resistance for enable path ( $t_{ZH}$ , $t_{ZL}$ , $t_{HZ}$ , $t_{LZ}$ )         |                                                    | –   | 2k          | –   | $\Omega$ |
| Cent                                          | Capacitive loading for enable path ( $t_{ZH}$ , $t_{ZL}$ , $t_{HZ}$ , $t_{LZ}$ ) |                                                    | –   | 5           | –   | pF       |




**Figure 8 • I/O Register Output Timing Diagram**

**Table 109 • Output/Enable Data Register Propagation Delays**  
Worst-Case Military Conditions:  $T_J = 125^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$

| Parameter | Description                                                    | Measuring Nodes (from, to)* | Speed Grade -1 | Units |
|-----------|----------------------------------------------------------------|-----------------------------|----------------|-------|
| tOBYP     | Bypass Delay of the Output/Enable Register                     | F,G or H,I                  | 0.364          | ns    |
| tOCLKQ    | Clock-to-Q of the Output/Enable Register                       | E,G or E,I                  | 0.272          | ns    |
| tOSUD     | Data Setup Time for the Output/Enable Register                 | A,E or J,E                  | 0.196          | ns    |
| tOHD      | Data Hold Time for the Output/Enable Register                  | A,E or J,E                  | 0              | ns    |
| tOSUE     | Enable Setup Time for the Output/Enable Register               | B,E                         | 0.433          | ns    |
| tOHE      | Enable Hold Time for the Output/Enable Register                | B,E                         | 0              | ns    |
| tOSUSL    | Synchronous Load Setup Time for the Output/Enable Register     | D,E                         | 0.203          | ns    |
| tOHSL     | Synchronous Load Hold Time for the Output/Enable Register      | D,E                         | 0              | ns    |
| tOALn2Q   | Asynchronous Clear-to-Q of the Output/Enable Register (ADn=1)  | C,G or C,I                  | 0.523          | ns    |
|           | Asynchronous Preset-to-Q of the Output/Enable Register (ADn=0) | C,G or C,I                  | 0.545          | ns    |
| tOREMALn  | Asynchronous Load Removal Time for the Output/Enable Register  | C,E                         | 0              | ns    |

### 8.10.2 Input DDR Timing Diagram



**Figure 10 • Input DDR Timing Diagram**

### 8.10.3 Timing Characteristics


**Table 110 • Input DDR Propagation Delays**  
Worst-Case Military Conditions:  $T_j = 125^{\circ}\text{C}$ ,  $V_{DD}=1.14\text{ V}$

| Parameter   | Description                                         | Measuring Nodes<br>(from, to) | Speed Grade<br>-1 | Units |
|-------------|-----------------------------------------------------|-------------------------------|-------------------|-------|
| tDDRICKQ1   | Clock-to-Out Out_QR for Input DDR                   | B,C                           | 0.165             | ns    |
| tDDRICKQ2   | Clock-to-Out Out_QF for Input DDR                   | B,D                           | 0.172             | ns    |
| tDDRISUD    | Data Setup for Input DDR                            | A,B                           | 0.372             | ns    |
| tDDRILD     | Data Hold for Input DDR                             | A,B                           | 0                 | ns    |
| tDDRISUE    | Enable Setup for Input DDR                          | E,B                           | 0.475             | ns    |
| tDDRILHE    | Enable Hold for Input DDR                           | E,B                           | 0                 | ns    |
| tDDRISUSLn  | Synchronous Load Setup for Input DDR                | G,B                           | 0.475             | ns    |
| tDDRILSLn   | Synchronous Load Hold for Input DDR                 | G,B                           | 0                 | ns    |
| tDDRIL2Q1   | Asynchronous Load-to-Out QR for Input DDR           | F,C                           | 0.606             | ns    |
| tDDRIL2Q2   | Asynchronous Load-to-Out QF for Input DDR           | F,D                           | 0.558             | ns    |
| tDDRIREMAL  | Asynchronous Load Removal time for Input DDR        | F,B                           | 0                 | ns    |
| tDDRIRECAL  | Asynchronous Load Recovery time for Input DDR       | F,B                           | 0.076             | ns    |
| tDDRILWAL   | Asynchronous Load Minimum Pulse Width for Input DDR | F,F                           | 0.313             | ns    |
| tDDRICKMPWH | Clock Minimum Pulse Width High for Input DDR        | B,B                           | 0.078             | ns    |
| tDDRICKMPWL | Clock Minimum Pulse Width Low for Input DDR         | B,B                           | 0.164             | ns    |

## 9. Logic Element Specifications

### 9.1 4-input LUT (LUT-4)

The IGLOO2 and SmartFusion2 SoC FPGAs offer a fully permutable 4-input LUT. In this section, timing characteristics are presented for a sample of the library. For more details, refer to the *SmartFusion2 and IGLOO2 Macro Library Guide*.



**Figure 13 • LUT-4**

Timing Characteristics

**Table 112 • Combinatorial Cell Propagation Delays**

Worst-Case Military Conditions:  $T_J = 125^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$

| Combinatorial Cell | Equation                        | Parameter | Speed Grade -1 | Units |
|--------------------|---------------------------------|-----------|----------------|-------|
| INV                | $Y = !A$                        | $t_{PD}$  | 0.106          | ns    |
| AND2               | $Y = A \cdot B$                 | $t_{PD}$  | 0.17           | ns    |
| NAND2              | $Y = !(A \cdot B)$              | $t_{PD}$  | 0.157          | ns    |
| OR2                | $Y = A + B$                     | $t_{PD}$  | 0.17           | ns    |
| NOR2               | $Y = !(A + B)$                  | $t_{PD}$  | 0.157          | ns    |
| XOR2               | $Y = A \oplus B$                | $t_{PD}$  | 0.17           | ns    |
| XOR3               | $Y = A \oplus B \oplus C$       | $t_{PD}$  | 0.236          | ns    |
| AND3               | $Y = A \cdot B \cdot C$         | $t_{PD}$  | 0.217          | ns    |
| AND4               | $Y = A \cdot B \cdot C \cdot D$ | $t_{PD}$  | 0.384          | ns    |

## 11. FPGA Fabric SRAM

Refer to the *UG0445: IGLOO2 FPGA and SmartFusion2 SoC FPGA Fabric User Guide* for more information.

### 11.1 FPGA Fabric Large SRAM (LSRAM)

**Table 119 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 1Kx18**  
Worst-Case Military Conditions:  $T_J = 125^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$

| Parameter                        | Description                                                               | Speed Grade<br>–1 |       | Units |
|----------------------------------|---------------------------------------------------------------------------|-------------------|-------|-------|
|                                  |                                                                           | Min               | Max   |       |
| t <sub>cy</sub>                  | Clock Period                                                              | 3.333             | –     | ns    |
| t <sub>clkmpwh</sub>             | Clock Minimum Pulse Width High                                            | 1.5               | –     | ns    |
| t <sub>clkmpwl</sub>             | Clock Minimum pulse Width Low                                             | 1.5               | –     | ns    |
| t <sub>p<sub>cy</sub></sub>      | Pipelined Clock Period                                                    | 3.333             | –     | ns    |
| t <sub>p<sub>clkmpwh</sub></sub> | Pipelined Clock Minimum Pulse Width High                                  | 1.5               | –     | ns    |
| t <sub>p<sub>clkmpwl</sub></sub> | Pipelined Clock Minimum pulse Width Low                                   | 1.5               | –     | ns    |
| t <sub>clk2q</sub>               | Read Access Time with Pipeline Register                                   | –                 | 0.346 | ns    |
|                                  | Read Access Time without Pipeline Register                                | –                 | 2.346 | ns    |
|                                  | Access Time with Feed-Through Write Timing                                | –                 | 1.578 | ns    |
| t <sub>addr<sub>su</sub></sub>   | Address Setup Time                                                        | 0.455             | –     | ns    |
| t <sub>addr<sub>hd</sub></sub>   | Address Hold Time                                                         | 0.282             | –     | ns    |
| t <sub>dsu</sub>                 | Data Setup Time                                                           | 0.352             | –     | ns    |
| t <sub>dhd</sub>                 | Data Hold Time                                                            | 0.11              | –     | ns    |
| t <sub>blksu</sub>               | Block Select Setup Time                                                   | 0.214             | –     | ns    |
| t <sub>blkhd</sub>               | Block Select Hold Time                                                    | 0.223             | –     | ns    |
| t <sub>blk2q</sub>               | Block Select to Out Disable Time (when Pipe-Lined Registered is Disabled) | –                 | 1.578 | ns    |
| t <sub>blkmpw</sub>              | Block Select Minimum Pulse Width                                          | 0.218             | –     | ns    |
| t <sub>rdsu</sub>                | Read Enable Setup Time                                                    | 0.463             | –     | ns    |
| t <sub>rdehd</sub>               | Read Enable Hold Time                                                     | 0.173             | –     | ns    |
| t <sub>rdp<sub>lesu</sub></sub>  | Pipelined Read Enable Setup Time (A_DOUT_EN, B_DOUT_EN)                   | 0.256             | –     | ns    |
| t <sub>rdp<sub>lehd</sub></sub>  | Pipelined Read Enable Hold Time (A_DOUT_EN, B_DOUT_EN)                    | 0.106             | –     | ns    |
| t <sub>r2q</sub>                 | Asynchronous Reset to Output Propagation Delay                            | –                 | 1.561 | ns    |
| t <sub>rstrem</sub>              | Asynchronous Reset Removal Time                                           | 0.522             | –     | ns    |
| t <sub>rstrec</sub>              | Asynchronous Reset Recovery Time                                          | 0.005             | –     | ns    |
| t <sub>rstmpw</sub>              | Asynchronous Reset Minimum Pulse Width                                    | 0.352             | –     | ns    |
| t <sub>plrstrem</sub>            | Pipelined Register Asynchronous Reset Removal Time                        | –0.288            | –     | ns    |
| t <sub>plrstrec</sub>            | Pipelined Register Asynchronous Reset Recovery Time                       | 0.338             | –     | ns    |
| t <sub>plrstmpw</sub>            | Pipelined Register Asynchronous Reset Minimum Pulse Width                 | 0.33              | –     | ns    |



**Table 120 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 2Kx9**  
Worst-Case Military Conditions:  $T_J = 125^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$  (continued)

| Parameter | Description                                               | Speed Grade<br>–1 |     | Units |
|-----------|-----------------------------------------------------------|-------------------|-----|-------|
|           |                                                           | Min               | Max |       |
| trstrem   | Asynchronous Reset Removal Time                           | 0.522             | –   | ns    |
| trstrec   | Asynchronous Reset Recovery Time                          | 0.005             | –   | ns    |
| trstmpw   | Asynchronous Reset Minimum Pulse Width                    | 0.352             | –   | ns    |
| tplrstrem | Pipelined Register Asynchronous Reset Removal Time        | –0.288            | –   | ns    |
| tplrstrec | Pipelined Register Asynchronous Reset Recovery Time       | 0.338             | –   | ns    |
| tplrstmpw | Pipelined Register Asynchronous Reset Minimum Pulse Width | 0.33              | –   | ns    |
| tsrstsu   | Synchronous Reset Setup Time                              | 0.233             | –   | ns    |
| tsrsthd   | Synchronous Reset Hold Time                               | 0.037             | –   | ns    |
| twesu     | Write Enable Setup Time                                   | 0.428             | –   | ns    |
| twehd     | Write Enable Hold Time                                    | 0.05              | –   | ns    |
| Fmax      | Maximum Frequency                                         | –                 | 300 | MHz   |

**Table 121 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 4Kx4**  
Worst-Case Military Conditions:  $T_J = 125^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$

| Parameter   | Description                                                               | Speed Grade<br>–1 |       |       |
|-------------|---------------------------------------------------------------------------|-------------------|-------|-------|
|             |                                                                           | Min               | Max   | Units |
| tcy         | Clock Period                                                              | 3.333             | –     | ns    |
| tcclkmpwh   | Clock Minimum Pulse Width High                                            | 1.5               | –     | ns    |
| tcclkmpwl   | Clock Minimum pulse Width Low                                             | 1.5               | –     | ns    |
| tpicy       | Pipelined Clock Period                                                    | 3.333             | –     | ns    |
| tpicclkmpwh | Pipelined Clock Minimum Pulse Width High                                  | 1.5               | –     | ns    |
| tpicclkmpwl | Pipelined Clock Minimum pulse Width Low                                   | 1.5               | –     | ns    |
| tclk2q      | Read Access Time with Pipeline Register                                   | –                 | 0.334 | ns    |
|             | Read Access Time without Pipeline Register                                | –                 | 2.346 | ns    |
|             | Access Time with Feed-Through Write Timing                                | –                 | 1.56  | ns    |
| taddrsu     | Address Setup Time                                                        | 0.56              | –     | ns    |
| taddrhd     | Address Hold Time                                                         | 0.282             | –     | ns    |
| tdsu        | Data Setup Time                                                           | 0.345             | –     | ns    |
| tdhd        | Data Hold Time                                                            | 0.084             | –     | ns    |
| tblksu      | Block Select Setup Time                                                   | 0.214             | –     | ns    |
| tblkhd      | Block Select Hold Time                                                    | 0.223             | –     | ns    |
| tblk2q      | Block Select to Out Disable Time (when Pipe-Lined Registered is Disabled) | –                 | 1.56  | ns    |
| tblkmpw     | Block Select Minimum Pulse Width                                          | 0.218             | –     | ns    |

**Table 126 • uSRAM (RAM64x16) in 64x16 Mode**  
Worst-Case Military Conditions:  $T_J = 125^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$  (continued)

| Parameter | Description                                                                           | Speed Grade<br>-1 |       | Units |
|-----------|---------------------------------------------------------------------------------------|-------------------|-------|-------|
|           |                                                                                       | Min               | Max   |       |
| trdenhd   | Read Enable Hold Time                                                                 | 0.059             | —     | ns    |
| tblksu    | Read Block Select Setup Time                                                          | 1.898             | —     | ns    |
| tblkhd    | Read Block Select Hold Time                                                           | -0.671            | —     | ns    |
| tblk2q    | Read Block Select to Out Disable Time (when Pipe-Lined Registered is Disabled)        | —                 | 2.102 | ns    |
| trstrem   | Read Asynchronous Reset Removal Time (Pipelined Clock)                                | -0.15             | —     | ns    |
|           | Read Asynchronous Reset Removal Time (Non-Pipelined Clock)                            | 0.047             | —     | ns    |
| trstrec   | Read Asynchronous Reset Recovery Time (Pipelined Clock)                               | 0.524             | —     | ns    |
|           | Read Asynchronous Reset Recovery Time (Non-Pipelined Clock)                           | 0.244             | —     | ns    |
| tr2q      | Read Asynchronous Reset to Output Propagation Delay (With Pipe-Line Register Enabled) | —                 | 0.866 | ns    |
| tsrstsu   | Read Synchronous Reset Setup Time                                                     | 0.279             | —     | ns    |
| tsrsthd   | Read Synchronous Reset Hold Time                                                      | 0.062             |       | ns    |
| tccy      | Write Clock Period                                                                    | 4                 | —     | ns    |
| tcclkmpwh | Write Clock Minimum Pulse Width High                                                  | 1.8               | —     | ns    |
| tcclkmpwl | Write Clock Minimum Pulse Width Low                                                   | 1.8               | —     | ns    |
| tblkcsu   | Write Block Setup Time                                                                | 0.417             | —     | ns    |
| tblkchd   | Write Block Hold Time                                                                 | 0.007             | —     | ns    |
| tdincsu   | Write Input Data setup Time                                                           | 0.119             | —     | ns    |
| tdinchd   | Write Input Data hold Time                                                            | 0.155             | —     | ns    |
| taddrcsu  | Write Address Setup Time                                                              | 0.091             | —     | ns    |
| taddrchd  | Write Address Hold Time                                                               | 0.132             | —     | ns    |
| twecsu    | Write Enable Setup Time                                                               | 0.41              | —     | ns    |
| twechd    | Write Enable Hold Time                                                                | -0.027            | —     | ns    |
| fmax      | Maximum Frequency                                                                     | —                 | 250   | MHz   |

**Table 127 • uSRAM (RAM128x9) in 128x9 Mode**  
Worst-Case Military Conditions:  $T_J = 125^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$

| Parameter | Description                         | Speed Grade<br>-1 |     | Units |
|-----------|-------------------------------------|-------------------|-----|-------|
|           |                                     | Min               | Max |       |
| tcy       | Read Clock Period                   | 4                 | —   | ns    |
| tcclkmpwh | Read Clock Minimum Pulse Width High | 1.8               | —   | ns    |

**Table 140 • IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Jitter Specifications**  
Worst-Case Military Conditions:  $T_J = 125^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$

| Parameter                                                             | Conditions/Package Combinations |                               |          |          |           | Units | Notes |
|-----------------------------------------------------------------------|---------------------------------|-------------------------------|----------|----------|-----------|-------|-------|
| CCC Output Peak-to-Peak Period Jitter fOUT_CCC                        |                                 |                               |          |          |           |       |       |
| 010, 050 FG484 Packages                                               | SSO = 0                         | 0 < SSO <= 2                  | SSO <= 4 | SSO <= 8 | SSO <= 16 | –     | *     |
| 20 MHz to 100 MHz                                                     | Max(110, ± 1% x (1/fOUT_CCC))   | Max(150, ± 1% x (1/fOUT_CCC)) |          |          |           | ps    | –     |
| 100 MHz to 400 MHz                                                    | 120                             | 150                           |          |          | 170       | ps    | –     |
| 025 FG484 Package                                                     | 0 < SSO <=16                    |                               |          |          |           |       | *     |
| 20 MHz to 74 MHz                                                      | ± 1% x (1/fOUT_CCC)             |                               |          |          |           | ps    | –     |
| 74 MHz to 400 MHz                                                     | 210                             |                               |          |          |           | ps    | –     |
| 090 FG484 and 150 FC1152 Packages                                     | 0 < SSO <=16                    |                               |          |          |           |       | *     |
| 20 MHz to 100 MHz                                                     | ± 1% x (1/fOUT_CCC)             |                               |          |          |           | ps    | –     |
| 100 MHz to 400 MHz                                                    | 150                             |                               |          |          |           | ps    | –     |
| Note: *SSO Data is based on LVCMOS 2.5 V MSIO and/or MSIOD Bank I/Os. |                                 |                               |          |          |           |       |       |

## 16. JTAG

**Table 141 • JTAG 1532**  
Worst-Case Military Conditions:  $T_J = 125^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$

| Parameter     | Description                 | -1 Speed Grade |       |       |       |       | Units |
|---------------|-----------------------------|----------------|-------|-------|-------|-------|-------|
|               |                             | 010            | 025   | 050   | 090   | 150   |       |
| $t_{TCK2Q}$   | Clock to Q (data out)       | 7.91           | 7.95  | 8.15  | 9.21  | 8.85  | ns    |
| $t_{RSTB2Q}$  | Reset to Q (data out)       | 6.54           | 6.27  | 7.54  | 7.94  | 8.99  | ns    |
| $t_{DISU}$    | Test Data Input Setup Time  | -0.70          | -0.70 | -0.31 | -1.33 | -1.02 | ns    |
| $t_{DIHD}$    | Test Data Input Hold Time   | 2.38           | 2.47  | 2.13  | 2.71  | 2.59  | ns    |
| $t_{TMSSU}$   | Test Mode Select Setup Time | -0.86          | -1.13 | 0.26  | -1.03 | -0.56 | ns    |
| $t_{TMDHD}$   | Test Mode Select Hold Time  | 1.48           | 1.98  | 0.21  | 1.69  | 1.05  | ns    |
| $t_{TRSTREM}$ | ResetB Removal Time         | -1.1           | -1.38 | -0.49 | -0.8  | -1.07 | ns    |
| $t_{TRSTREC}$ | ResetB Recovery Time        | -1.1           | -1.38 | -0.47 | -0.8  | -1.07 | ns    |
| $f_{TCKMAX}$  | TCK Maximum frequency       | 25             | 25    | 25    | 25    | 25    | MHz   |

## 24.3 Serial Peripheral Interface (SPI) Characteristics

This section describes the DC and switching of the SPI interface. Unless otherwise noted, all output characteristics given are for a 35 pF load on the pins and all sequential timing characteristics are related to SPI\_x\_CLK. For timing parameter definitions, refer to Figure 17 on page 115.

**Table 160 • SPI Characteristics**

Worst-Case Military Conditions: T<sub>J</sub> = 125°C, VDD = 1.14 V

| Symbol | Description                            | Conditions | All Devices/Speed Grades |     |     | Unit | Notes |
|--------|----------------------------------------|------------|--------------------------|-----|-----|------|-------|
|        |                                        |            | Min                      | Typ | Max |      |       |
| sp1    | SPI_[0 1]_CLK minimum period           |            |                          |     |     |      |       |
|        | SPI_[0 1]_CLK = PCLK/2                 | –          | 12                       | –   | –   | ns   | –     |
|        | SPI_[0 1]_CLK = PCLK/4                 | –          | 24.1                     | –   | –   | ns   | –     |
|        | SPI_[0 1]_CLK = PCLK/8                 | –          | 48.2                     | –   | –   | ns   | –     |
|        | SPI_[0 1]_CLK = PCLK/16                | –          | 0.1                      | –   | –   | µs   | –     |
|        | SPI_[0 1]_CLK = PCLK/32                | –          | 0.19                     | –   | –   | µs   | –     |
|        | SPI_[0 1]_CLK = PCLK/64                | –          | 0.39                     | –   | –   | µs   | –     |
|        | SPI_[0 1]_CLK = PCLK/128               | –          | 0.77                     | –   | –   | µs   | –     |
| sp2    | SPI_[0 1]_CLK minimum pulse width high |            |                          |     |     |      |       |
|        | SPI_[0 1]_CLK = PCLK/2                 | –          | 6                        | –   | –   | ns   | –     |
|        | SPI_[0 1]_CLK = PCLK/4                 | –          | 12.05                    | –   | –   | ns   | –     |
|        | SPI_[0 1]_CLK = PCLK/8                 | –          | 24.1                     | –   | –   | ns   | –     |
|        | SPI_[0 1]_CLK = PCLK/16                | –          | 0.05                     | –   | –   | µs   | –     |
|        | SPI_[0 1]_CLK = PCLK/32                | –          | 0.095                    | –   | –   | µs   | –     |
|        | SPI_[0 1]_CLK = PCLK/64                | –          | 0.195                    | –   | –   | µs   | –     |
|        | SPI_[0 1]_CLK = PCLK/128               | –          | 0.385                    | –   | –   | µs   | –     |
| sp3    | SPI_[0 1]_CLK minimum pulse width low  |            |                          |     |     |      |       |
|        | SPI_[0 1]_CLK = PCLK/2                 | –          | 6                        | –   | –   | ns   | –     |
|        | SPI_[0 1]_CLK = PCLK/4                 | –          | 12.05                    | –   | –   | ns   | –     |
|        | SPI_[0 1]_CLK = PCLK/8                 | –          | 24.1                     | –   | –   | ns   | –     |
|        | SPI_[0 1]_CLK = PCLK/16                | –          | 0.05                     | –   | –   | µs   | –     |
|        | SPI_[0 1]_CLK = PCLK/32                | –          | 0.095                    | –   | –   | µs   | –     |
|        | SPI_[0 1]_CLK = PCLK/64                | –          | 0.195                    | –   | –   | µs   | –     |
|        | SPI_[0 1]_CLK = PCLK/128               | –          | 0.385                    | –   | –   | µs   | –     |

Notes:

- For specific Rise/Fall Times board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the Microsemi SoC Products Group website:  
<http://www.microsemi.com/products/fpga-soc/design-resources/ibis-models>.
- For allowable pclk configurations, refer to the Serial Peripheral Interface Controller section in the UG0331: SmartFusion2 Microcontroller Subsystem User Guide.

## Datasheet Information

### List of Changes

The following table shows important changes made in this document for each revision.

| Revision                       | Changes                                                                                                                                      | Page     |
|--------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------|----------|
| Revision 4<br>(September 2015) | Updated Table 9: "SmartFusion2 and IGLOO2 Quiescent Supply Current – Typical Process" for typical process values (SAR 69218).                | 17       |
|                                | Updated Table 10: "SmartFusion2 and IGLOO2 Quiescent Supply Current – Worst-Case Process" for worst process values (SAR 69218).              | 18       |
|                                | Updated Table 140: "IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Jitter Specifications" for FG484 package (SAR 69804).                          | 101      |
| Revision 3<br>(June 2015)      | Updated Table 1: "IGLOO2 FPGA and SmartFusion2 SoC FPGA Device Status" (SAR 68620).                                                          | 10       |
| Revision 2<br>(June 2015)      | Updated Table 1: "IGLOO2 FPGA and SmartFusion2 SoC FPGA Device Status"                                                                       | 10       |
|                                | Updated Table 3: "Recommended Operating Conditions"                                                                                          | 12       |
|                                | Updated Table 4: "FPGA Operating Limits" (SAR 63109).                                                                                        | 14       |
|                                | Updated Table 7: "Package Thermal Resistance"                                                                                                | 15       |
|                                | Updated Table 65: "DDR2/SSTL18 AC Specifications (Applicable to DDRIO Bank Only)" and Table 69: "DDR3/SSTL15 AC Specifications" (SAR 67210). | 49, 51   |
|                                | Added "Embedded NVM (eNVM) Characteristics" (SAR 52509).                                                                                     | 97       |
|                                | Updated Table 139: "IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Specification" (SAR 65958, SAR 62012, and SAR 56666).                          | 100      |
|                                | Updated Table 141: "JTAG 1532"                                                                                                               | 101      |
|                                | Added "DEVRST_N Characteristics" (SAR 64100).                                                                                                | 102      |
|                                | Added "DDR Memory Interface Characteristics" (SAR 66223).                                                                                    | 107      |
|                                | Added "SFP Transceiver Characteristics" (SAR 63105).                                                                                         | 108      |
|                                | Added "CAN Controller Characteristics" (SAR 50424).                                                                                          | 116      |
|                                | Added "USB Characteristics" (SAR 50424).                                                                                                     | 117      |
|                                | Updated Table 157: "Maximum Frequency for MSS Main Clock" and Table 163: "Maximum Frequency for HPMS Main Clock" (SAR 66314).                | 110, 118 |
| Revision 1<br>(December 2014)  | Initial release.                                                                                                                             | NA       |