

Welcome to [E-XFL.COM](#)

[Understanding Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	27696
Total RAM Bits	1130496
Number of I/O	267
Number of Gates	-
Voltage - Supply	1.14V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TJ)
Package / Case	484-BGA
Supplier Device Package	484-FPBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/m2gl025ts-1fg484m

Table 95. M-LVDS AC Switching Characteristics for Transmitter (Output and Tristate Buffers)	61
Table 96. M-LVDS AC Specifications	61
Table 97. Mini-LVDS DC Voltage Specification	62
Table 98. Mini-LVDS AC Specifications	62
Table 99. Mini-LVDS AC Switching Characteristics for Receiver (Input Buffers)	63
Table 100. Mini-LVDS AC Switching Characteristics for Transmitter (Output and Tristate Buffers)	63
Table 101. RSDS DC Voltage Specification	64
Table 102. RSDS AC Specifications	64
Table 103. RSDS AC Switching Characteristics for Receiver (Input Buffers)	65
Table 104. RSDS AC Switching Characteristics for Transmitter (Output and Tristate Buffers)	65
Table 105. LVPECL DC Voltage Specification (Applicable to MSIO I/O Banks Only)	65
Table 106. LVPECL Receiver Characteristics	66
Table 107. LVPECL Maximum AC Switching Speeds (Applicable to MSIO I/O Banks Only)	66
Table 108. Input Data Register Propagation Delays	67
Table 109. Output/Enable Data Register Propagation Delays	69
Table 110. Input DDR Propagation Delays	72
Table 111. Output DDR Propagation Delays	75
Table 112. Combinatorial Cell Propagation Delays	76
Table 113. Register Delays	78
Table 114. M2S150T Device Global Resource	78
Table 115. M2S090T Device Global Resource	78
Table 116. M2S025T Device Global Resource	79
Table 117. M2S010T Device Global Resource	79
Table 118. M2S050T Device Global Resource	79
Table 119. RAM1K18 – Dual-Port Mode for Depth × Width Configuration 1Kx18	80
Table 120. RAM1K18 – Dual-Port Mode for Depth × Width Configuration 2Kx9	81
Table 121. RAM1K18 – Dual-Port Mode for Depth × Width Configuration 4Kx4	82
Table 122. RAM1K18 – Dual-Port Mode for Depth × Width Configuration 8Kx2	83
Table 123. RAM1K18 – Dual-Port Mode for Depth × Width Configuration 16Kx1	84
Table 124. RAM1K18 – Two-Port Mode for Depth × Width Configuration 512x36	86
Table 125. uSRAM (RAM64x18) in 64x18 Mode	87
Table 126. uSRAM (RAM64x16) in 64x16 Mode	88
Table 127. uSRAM (RAM128x9) in 128x9 Mode	89
Table 128. uSRAM (RAM128x8) in 128x8 Mode	91
Table 129. uSRAM (RAM256x4) in 256x4 Mode	92
Table 130. uSRAM (RAM512x2) in 512x2 Mode	93
Table 131. uSRAM (RAM1024x1) in 1024x1 Mode	95
Table 132. eNVM Read Performance	97
Table 133. eNVM Page Programming	97
Table 134. Electrical Characteristics of the Crystal Oscillator – High Gain Mode (20 MHz)	98
Table 135. Electrical Characteristics of the Crystal Oscillator – Medium Gain Mode (2 MHz)	98
Table 136. Electrical Characteristics of the Crystal Oscillator – Low Gain Mode (32 kHz)	98
Table 137. Electrical Characteristics of the 50 MHz RC Oscillator	99
Table 138. Electrical Characteristics of the 1 MHz RC Oscillator	99
Table 139. IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Specification	100
Table 140. JTAG 1532	101
Table 141. IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Jitter Specifications	101
Table 142. DEVRST_N Characteristics	102
Table 143. System Controller SPI Characteristics	103
Table 144. Supported I/O Configurations for System Controller SPI (for MSIO Bank Only)	103
Table 145. Mathblocks With All Registers Used	104
Table 146. Mathblock With Input Bypassed and Output Registers Used	104
Table 147. Flash*Freeze Entry and Exit Times	105

Table 3 • Recommended Operating Conditions (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Units	Notes
PLL0_PLL1_HPMS_MDDR_VDDA	Analog power pad for MDDR PLL	2.5 V Range	2.375	2.5	2.625	V	–
		3.3 V Range	3.15	3.3	3.45	V	–
CCC_XX[01]_PLL_VDDA	Analog power pad for PLL0-5	2.5 V Range	2.375	2.5	2.625	V	–
		3.3 V Range	3.15	3.3	3.45	V	–
SERDES_[01]_PLL_VDDA	High supply voltage for PLL SERDES[01]	2.5 V Range	2.375	2.5	2.625	V	2
		3.3 V Range	3.15	3.3	3.45	V	2
SERDES_[01]_L[0123]_VDDAPLL	Analog power for SERDES[01] PLL lanes 0-3. It is a +2.5 V SERDES internal PLL supply.	–	2.375	2.5	2.625	V	–
SERDES_[01]_L[0123]_VDDAIO	TX/RX analog I/O voltage. Low voltage power for the lanes of SERDESIF0. It is a +1.2 V SERDES PMA supply.	–	1.14	1.2	1.26	V	–
SERDES_[01]_VDD	PCIe/PCS Power supply	–	1.14	1.2	1.26	V	–
VDDIx	1.2 V DC supply voltage	–	1.14	1.2	1.26	V	–
	1.5 V DC supply voltage	–	1.425	1.5	1.575	V	–
	1.8 V DC supply voltage	–	1.71	1.8	1.89	V	–
	2.5 V DC supply voltage	–	2.375	2.5	2.625	V	–
	3.3 V DC supply voltage	–	3.15	3.3	3.45	V	–
	LVDS differential I/O	–	2.375	2.5	3.45	V	–
	BLVDS, MLVDS, Mini-LVDS, RSDS differential I/O	–	2.375	2.5	2.625	V	–
VREFx	Reference Voltage Supply for FDDR (Bank0) and MDDR(Bank5)	–	0.49 × VDDIx	0.5 × VDDIx	0.51 × VDDIx	V	–

8.5 Detailed I/O Characteristics

Table 18 • Input Capacitance

Symbol	Definition	Min	Max	Units
CIN	Input Capacitance	—	10	pF

Table 19 • I/O Weak Pull-Up/Pull-Down Resistance Values for DDRIO, MSIO, and MSIOD Banks

Minimum and Maximum Weak Pull-Up/Pull-Down Resistance Values at VOH/VOL Level

VDDI Domain	DDRIO I/O Bank				MSIO I/O Bank				MSIOD I/O Bank				Notes	
	R _(WEAK PULL-UP) at VOH (Ω)		R _(WEAK PULL-DOWN) at VOL (Ω)		R _(WEAK PULL-UP) at VOH (Ω)		R _(WEAK PULL-DOWN) at VOL (Ω)		R _(WEAK PULL-UP) at VOH (Ω)		R _(WEAK PULL-DOWN) at VOL (Ω)			
	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
3.3 V	N/A	N/A	N/A	N/A	9.9K	14.5K	9.98K	14.9K	N/A	N/A	N/A	N/A		
2.5 V	10K	15.1K	9.98K	15.3K	10K	15K	10.1K	15.6K	9.6K	14.1K	9.5K	13.9K	1,2	
1.8 V	10.3K	16.2K	10.3K	16.6K	10.4K	16.2K	10.4K	17.3K	9.7K	14.7K	9.7K	14.5K	1,2	
1.5 V	10.6K	17.2K	10.6K	17.9K	10.7K	17.3K	10.8K	18.9K	9.9K	15.3K	9.8K	15K	1,2	
1.2 V	11.1K	19.3K	11.2K	20.9K	11.3K	19.7K	11.5K	22.7K	10.3K	16.7K	10K	16.2K	1,2	

Notes:

- $R(\text{WEAK PULL-DOWN}) = (\text{VOL}_{\text{spec}})/(\text{WEAK PULL-DOWN MAX})$
- $R(\text{WEAK PULL-UP}) = (\text{VDDI}_{\text{max}} - \text{VOH}_{\text{spec}})/(\text{WEAK PULL-UP MIN})$

Table 20 • Schmitt Trigger Input Hysteresis

Hysteresis Voltage Value for Schmitt Trigger Mode Input Buffers

Input Buffer Configuration	Hysteresis Value (Typical, unless otherwise noted)
3.3 V LVTTL / LVCMOS / PCI / PCI-X	0.05 × VDDI (Worst-case)
2.5 V LVCMOS	0.05 × VDDI (Worst-case)
1.8 V LVCMOS	0.1 × VDDI (Worst-case)
1.5 V LVCMOS	60 mV
1.2 V LVCMOS	20 mV

8.6 Single-Ended I/O Standards

8.6.1 Low Voltage Complementary Metal Oxide Semiconductor (LVCMOS)

LVCMOS is a widely used switching standard implemented in CMOS transistors. This standard is defined by JEDEC (JESD 8-5). The LVCMOS standards supported in IGLOO2 FPGAs and SmartFusion2 SoC FPGAs are: LVCMOS12, LVCMOS15, LVCMOS18, LVCMOS25, and LVCMOS33.

Table 64 • DDR2/SSTL18 AC/DC Minimum and Maximum Input and Output Levels Specification (continued)

Symbols	Parameters	Conditions	Min	Typ	Max	Units	Notes
IOL at VOL	Output minimum sink current (DDRIO I/O Bank only)		-12.0	-	-	mA	-
SSTL18 DC Differential Voltage Specification							
VID (DC)	DC input differential voltage		0.3	-	-	V	-
Note: *To meet JEDEC Electrical Compliance, use DDR2 Full Drive Transmitter.							

Table 65 • DDR2/SSTL18 AC Specifications (Applicable to DDRIO Bank Only)

Symbols	Parameters	Conditions	Min	Typ	Max	Units
SSTL18 AC Differential Voltage Specification						
VDIFF (AC)	AC input differential voltage		0.5	-	-	V
Vx (AC)	AC differential cross point voltage		0.5 × VDDI – 0.175	-	0.5 × VDDI + 0.175	V
SSTL18 Maximum AC Switching Speed						
Dmax	Maximum data rate (for DDRIO I/O Bank)	AC loading: per JEDEC specification	-	-	600	Mbps
SSTL18 Impedance Specifications						
Rref	Supported output driver calibrated impedance (for DDRIO I/O Bank)	Reference resistor = 150 Ω	-	20, 42	-	Ω
RTT	Effective impedance value (ODT)	Reference resistor = 150 Ω	-	50, 75, 150	-	Ω
SSTL18 AC Test Parameters Specifications						
Vtrip	Measuring/trip point for data path		-	0.9	-	V
Rent	Resistance for enable path (t_{ZH} , t_{ZL} , t_{HZ} , t_{LZ})		-	2k	-	Ω
Cent	Capacitive loading for enable path (t_{ZH} , t_{ZL} , t_{HZ} , t_{LZ})		-	5	-	pF
Rtt_test	Reference resistance for data test path for SSTL18 Class I (t_{DP})		-	50	-	Ω
Rtt_test	Reference resistance for data test path for SSTL18 Class II (t_{DP})		-	25	-	Ω
Cload	Capacitive loading for data path (t_{DP})		-	5	-	pF

8.7.5.2 AC Switching Characteristics

AC Switching Characteristics for Receiver (Input Buffers)

Table 70 • DDR3/SSTL15 AC Switching Characteristics for Receiver (Input Buffers)

Worst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14 \text{ V}$, $VDDI = 1.425 \text{ V}$

		Speed Grade -1	t_{PY}	Units			
ODT (On Die Termination)							
DDR3/SSTL15 (for DDRIO I/O Bank) – Calibration Mode Only							
Pseudo-Differential	None		1.672	ns			
True-Differential	None		1.694	ns			

AC Switching Characteristics for Transmitter (Output and Tristate Buffers)

Table 71 • DDR3/SSTL15 AC Switching Characteristics for Transmitter (Output and Tristate Buffers)

Worst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14 \text{ V}$, $VDDI = 1.425 \text{ V}$

	Speed Grade -1					Units
	t_{DP}	t_{ZL}	t_{ZH}	t_{HZ}	t_{LZ}	
DDR3 Reduced Drive/SSTL15 Class I (for DDRIO I/O Bank)						
Single Ended	2.832	2.766	2.767	2.658	2.659	ns
Differential	2.848	3.401	3.393	3.173	3.166	ns
DDR3 Full Drive/SSTL15 Class II (for DDRIO I/O Bank)						
Single Ended	2.832	2.76	2.759	2.655	2.655	ns
Differential	2.845	3.397	3.387	3.179	3.171	ns

8.7.6 Low Power Double Data Rate (LPDDR)

LPDDR reduced and full drive low power double data rate standards are supported in IGLOO2 FPGA and SmartFusion2 SoC FPGA I/Os. This standard requires a differential amplifier input buffer and a push-pull output buffer. This I/O standard is supported in DDRIO I/O Bank only.

8.7.6.1 Minimum and Maximum AC/DC Input and Output Levels Specification

Table 72 • LPDDR AC/DC Specifications (for DDRIO IO Bank Only)

Symbols	Parameters	Conditions	Min	Typ	Max	Units	Notes
Recommended DC Operating Conditions							
VDDI	Supply voltage		1.71	1.8	1.89	V	–
VTT	Termination voltage		0.838	0.900	0.964	V	–
VREF	Input reference voltage		0.838	0.900	0.964	V	–
LPDDR DC Input Voltage Specification							
VIH (DC)	DC input logic High		$0.7 \times VDDI$	–	1.89	V	–
VIL (DC)	DC input logic Low		–0.3	–	$0.3 \times VDDI$	V	–
IIH (DC)	Input current High		–	–	10	μA	–
IIL (DC)	Input current Low		–	–	10	μA	–
LPDDR DC Output Voltage Specification							

8.8. Differential I/O Standards

Configuration of the I/O modules as a differential pair is handled by Microsemi SoC Products Group Libero® System-on-Chip (SoC) software when the user instantiates a differential I/O macro in the design. Differential I/Os can also be used in conjunction with the embedded Input register (InReg), Output register (OutReg), Enable register (EnReg), and Double Data Rate registers (DDR).

8.8.1 LVDS

Low-Voltage Differential Signaling (ANSI/TIA/EIA-644) is a high-speed, differential I/O standard.

8.8.1.1 Minimum and Maximum Input and Output Levels

Table 83 • LVDS DC Voltage Specification

Symbols	Parameters	Conditions	Min	Typ	Max	Units
LVDS Recommended DC Operating Conditions						
VDDI	Supply voltage	2.5 V range	2.375	2.5	2.625	V
VDDI	Supply voltage	3.3 V range	3.15	3.3	3.45	V
LVDS DC Input Voltage Specification						
VI	DC Input voltage	2.5 V range	0	–	2.925	V
VI	DC input voltage	3.3 V range	0	–	3.45	V
IIH (DC)	Input current High		–	–	10	µA
IIL (DC)	Input current Low		–	–	10	µA
LVDS DC Output Voltage Specification						
VOH	DC output logic High		1.25	1.425	1.6	V
VOL	DC output logic Low		0.9	1.075	1.25	V
LVDS Differential Voltage Specification						
VOD	Differential output voltage swing		250	350	450	mV
VOCM	Output common mode voltage		1.125	1.25	1.375	V
VICM	Input common mode voltage		0.05	1.25	2.35	V
VID	Input differential voltage		100	350	600	mV

Table 84 • LVDS AC Specifications

Symbols	Parameters	Conditions	Min	Typ	Max	Units
LVDS Maximum AC Switching Speed						
Dmax	Maximum data rate (for MSIO I/O Bank)	AC loading: 12 pF / 100 Ω differential load	–	–	480	Mbps
Dmax	Maximum data rate (for MSIOD I/O Bank)	AC loading: 10 pF / 100 Ω differential load	–	–	480	Mbps
LVDS Impedance Specification						
Rt	Termination resistance	–	–	100	–	Ω
LVDS AC Test Parameters Specifications						
Vtrip	Measuring/trip point for data path	–	Cross point	–	–	V
Rent	Resistance for enable path (t_{ZH} , t_{ZL} , t_{HZ} , t_{LZ})	–	2k	–	–	Ω
Cent	Capacitive loading for enable path (t_{ZH} , t_{ZL} , t_{HZ} , t_{LZ})	–	5	–	–	pF

8.8.4.2 AC Switching Characteristics

AC Switching Characteristics for Receiver (Input Buffers)

Table 99 • Mini-LVDS AC Switching Characteristics for Receiver (Input Buffers)

Worst-case Military Conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14 \text{ V}$, $VDDI = 2.375 \text{ V}$

	On-Die Termination (ODT)	Speed Grade -1		Units
		t_{PY}		
Mini-LVDS (for MSIO I/O Bank)	None	3.112	ns	
	100	2.995	ns	
Mini-LVDS (for MSIOD I/O Bank)	None	2.612	ns	
	100	2.612	ns	

AC Switching Characteristics for Transmitter (Output and Tristate Buffers)

Table 100 • Mini-LVDS AC Switching Characteristics for Transmitter (Output and Tristate Buffers)

Worst-case Military Conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14 \text{ V}$, $VDDI = 2.375 \text{ V}$

	Speed Grade -1					Units
	t_{DP}	t_{ZL}	t_{ZH}	t_{HZ}	t_{LZ}	
Mini-LVDS (for MSIO I/O Bank)	2.3	2.602	2.59	2.306	2.32	ns
Mini-LVDS (for MSIOD I/O Bank)						
No pre-emphasis	1.652	1.84	1.833	1.988	1.965	ns
Min pre-emphasis	1.652	1.84	1.833	1.988	1.965	ns
Med pre-emphasis	1.577	1.868	1.86	2.02	1.994	ns
Max pre-emphasis	1.555	1.894	1.883	2.048	2.019	ns

9.2 Sequential Module

IGLOO2 and SmartFusion2 SoC FPGAs offer a separate flip-flop which can be used independently from the LUT. The flip-flop can be configured as a register or a latch and has a data input and optional enable, synchronous load (clear or preset), and asynchronous load (clear or preset).




Figure 14 • Sequential Module

Figure 15 shows a configuration with SD = 0 (synchronous clear) and ADn = 1 (asynchronous clear) for a flip-flop (LAT = 0).




Figure 15 • Sequential Module Timing Diagram

Table 122 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 8Kx2Worst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14\text{ V}$ (continued)

Parameter	Description	Speed Grade -1		Units
		Min	Max	
tdsu	Data Setup Time	0.34	–	ns
tdhd	Data Hold Time	0.084	–	ns
tblksu	Block Select Setup Time	0.214	–	ns
tblkhd	Block Select Hold Time	0.223	–	ns
tblk2q	Block Select to Out Disable Time (when Pipe-Lined Registered is Disabled)	–	1.56	ns
tblkmpw	Block Select Minimum Pulse Width	0.218	–	ns
trdesu	Read Enable Setup Time	0.546	–	ns
trdehd	Read Enable Hold Time	0.073	–	ns
trdplesu	Pipelined Read Enable Setup Time (A_DOUT_EN, B_DOUT_EN)	0.256	–	ns
trdplehd	Pipelined Read Enable Hold Time (A_DOUT_EN, B_DOUT_EN)	0.106	–	ns
tr2q	Asynchronous Reset to Output Propagation Delay	–	1.583	ns
trstrem	Asynchronous Reset Removal Time	0.522	–	ns
trstrec	Asynchronous Reset Recovery Time	0.005	–	ns
trstmpw	Asynchronous Reset Minimum Pulse Width	0.352	–	ns
tplrstrem	Pipelined Register Asynchronous Reset Removal Time	-0.288	–	ns
tplrstrec	Pipelined Register Asynchronous Reset Recovery Time	0.338	–	ns
tplrstmpw	Pipelined Register Asynchronous Reset Minimum Pulse Width	0.33	–	ns
tsrstsu	Synchronous Reset Setup Time	0.233	–	ns
tsrsthd	Synchronous Reset Hold Time	0.037	–	ns
twesu	Write Enable Setup Time	0.504	–	ns
twehd	Write Enable Hold Time	0.05	–	ns
Fmax	Maximum Frequency	–	300	MHz

Table 123 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 16Kx1Worst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14\text{ V}$

Parameter	Description	Speed Grade -1		Units
		Min	Max	
tcy	Clock Period	3.333	–	ns
tclkmpwh	Clock Minimum Pulse Width High	1.5	–	ns
tclkmpwl	Clock Minimum pulse Width Low	1.5	–	ns
tplcy	Pipelined Clock Period	3.333	–	ns
tplclkmpwh	Pipelined Clock Minimum Pulse Width High	1.5	–	ns

Table 127 • uSRAM (RAM128x9) in 128x9 ModeWorst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14 \text{ V}$ (continued)

Parameter	Description	Speed Grade -1		Units
		Min	Max	
taddrchd	Write Address Hold Time	0.24	–	ns
twecsu	Write Enable Setup Time	0.41	–	ns
twechd	Write Enable Hold Time	-0.027	–	ns
fmax	Maximum Frequency	–	250	MHz

Table 128 • uSRAM (RAM128x8) in 128x8 ModeWorst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14 \text{ V}$

Parameter	Description	Speed Grade -1		Units
		Min	Max	
tcy	Read Clock Period	4	–	ns
tclkmpwh	Read Clock Minimum Pulse Width High	1.8	–	ns
tclkmpwl	Read Clock Minimum pulse Width Low	1.8	–	ns
tplcy	Read Pipe-line clock period	4	–	ns
tplclkmpwh	Read Pipe-line clock Minimum Pulse Width High	1.8	–	ns
tplclkmpwl	Read Pipe-line clock Minimum Pulse Width Low	1.8	–	ns
tclk2q	Read Access Time with Pipeline Register	–	0.276	ns
	Read Access Time without Pipeline Register	–	1.776	ns
taddrsu	Read Address Setup Time in Synchronous Mode	0.311	–	ns
	Read Address Setup Time in Asynchronous Mode	1.959	–	ns
taddrhd	Read Address Hold Time in Synchronous Mode	0.125	–	ns
	Read Address Hold Time in Asynchronous Mode	-0.704	–	ns
trdensu	Read Enable Setup Time	0.287	–	ns
trdenhd	Read Enable Hold Time	0.059	–	ns
tblksu	Read Block Select Setup Time	1.898	–	ns
tblkhd	Read Block Select Hold Time	-0.671	–	ns
tblk2q	Read Block Select to Out Disable Time (when Pipe-Lined Registered is Disabled)	–	2.14	ns
trstrem	Read Asynchronous Reset Removal Time (Pipelined Clock)	-0.15	–	ns
	Read Asynchronous Reset Removal Time (Non-Pipelined Clock)	0.047	–	ns
trstrec	Read Asynchronous Reset Recovery Time (Pipelined Clock)	0.524	–	ns
	Read Asynchronous Reset Recovery Time (Non-Pipelined Clock)	0.244	–	ns

Table 129 • uSRAM (RAM256x4) in 256x4 ModeWorst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14 \text{ V}$ (continued)

Parameter	Description	Speed Grade -1		Units
		Min	Max	
trdenhd	Read Enable Hold Time	0.059	—	ns
tblksu	Read Block Select Setup Time	1.898	—	ns
tblkhd	Read Block Select Hold Time	-0.671	—	ns
tblk2q	Read Block Select to Out Disable Time (when Pipe-Lined Registered is Disabled)	—	2.166	ns
trstrem	Read Asynchronous Reset Removal Time (Pipelined Clock)	-0.15	—	ns
	Read Asynchronous Reset Removal Time (Non-Pipelined Clock)	0.047	—	ns
trstrec	Read Asynchronous Reset Recovery Time (Pipelined Clock)	0.524	—	ns
	Read Asynchronous Reset Recovery Time (Non-Pipelined Clock)	0.244	—	ns
tr2q	Read Asynchronous Reset to Output Propagation Delay (With Pipe-Line Register Enabled)	—	0.863	ns
tsrstsu	Read Synchronous Reset Setup Time	0.279	—	ns
tsrsthd	Read Synchronous Reset Hold Time	0.062	—	ns
tccy	Write Clock Period	4	—	ns
tcclkmpwh	Write Clock Minimum Pulse Width High	1.8	—	ns
tcclkmpwl	Write Clock Minimum Pulse Width Low	1.8	—	ns
tblkcsu	Write Block Setup Time	0.417	—	ns
tblkchd	Write Block Hold Time	0.007	—	ns
tdincsu	Write Input Data setup Time	0.104	—	ns
tdinchd	Write Input Data hold Time	0.142	—	ns
taddrccsu	Write Address Setup Time	0.091	—	ns
taddrchd	Write Address Hold Time	0.253	—	ns
twecsu	Write Enable Setup Time	0.41	—	ns
twechd	Write Enable Hold Time	-0.027	—	ns
fmax	Maximum Frequency	—	250	MHz

Table 130 • uSRAM (RAM512x2) in 512x2 ModeWorst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14 \text{ V}$

Parameter	Description	Speed Grade -1		Units
		Min	Max	
tccy	Read Clock Period	4	—	ns
tcclkmpwh	Read Clock Minimum Pulse Width High	1.8	—	ns

Table 130 • uSRAM (RAM512x2) in 512x2 ModeWorst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14 \text{ V}$ (continued)

Parameter	Description	Speed Grade -1		Units
		Min	Max	
tclkmpwl	Read Clock Minimum pulse Width Low	1.8	—	ns
tplcy	Read Pipe-line clock period	4	—	ns
tplclkmpwh	Read Pipe-line clock Minimum Pulse Width High	1.8	—	ns
tplclkmpwl	Read Pipe-line clock Minimum Pulse Width Low	1.8	—	ns
tclk2q	Read Access Time with Pipeline Register	—	0.276	ns
	Read Access Time without Pipeline Register	—	1.824	ns
taddrsu	Read Address Setup Time in Synchronous Mode	0.311	—	ns
	Read Address Setup Time in Asynchronous Mode	2.023	—	ns
taddrhd	Read Address Hold Time in Synchronous Mode	0.141	—	ns
	Read Address Hold Time in Asynchronous Mode	-0.599	—	ns
trdensu	Read Enable Setup Time	0.287	—	ns
trdenhd	Read Enable Hold Time	0.059	—	ns
tblksu	Read Block Select Setup Time	1.898	—	ns
tblkhd	Read Block Select Hold Time	-0.671	—	ns
tblk2q	Read Block Select to Out Disable Time (when Pipe-Lined Registered is Disabled)	—	2.219	ns
trstrem	Read Asynchronous Reset Removal Time (Pipelined Clock)	-0.15	—	ns
	Read Asynchronous Reset Removal Time (Non-Pipelined Clock)	0.047	—	ns
trstrec	Read Asynchronous Reset Recovery Time (Pipelined Clock)	0.524	—	ns
	Read Asynchronous Reset Recovery Time (Non-Pipelined Clock)	0.244	—	ns
tr2q	Read Asynchronous Reset to Output Propagation Delay (With Pipe-Line Register Enabled)	—	0.862	ns
tsrstsu	Read Synchronous Reset Setup Time	0.279	—	ns
tsrsthd	Read Synchronous Reset Hold Time	0.062	—	ns
tccy	Write Clock Period	4	—	ns
tcclkmpwh	Write Clock Minimum Pulse Width High	1.8	—	ns
tcclkmpwl	Write Clock Minimum Pulse Width Low	1.8	—	ns
tblkcsu	Write Block Setup Time	0.417	—	ns
tblkchd	Write Block Hold Time	0.007	—	ns
tdincsu	Write Input Data setup Time	0.104	—	ns
tdinchd	Write Input Data hold Time	0.142	—	ns
taddrscu	Write Address Setup Time	0.091	—	ns

12. Embedded NVM (eNVM) Characteristics

Table 132 • eNVM Read Performance

Worst-Case Conditions: VDD = 1.14 V, VPPNVM = VPP = 2.375 V

Symbol	Description	Operating Temperature Range				Unit
T _j	Junction Temperature Range	-55°C to 125°C	-40°C to 100°C	0°C to 85°C		°C
Speed grade		-1	Std	-1	Std	-1
F _{MAXREAD}	eNVM Maximum Read Frequency	25	25	25	25	25 MHz

Table 133 • eNVM Page Programming

Worst-Case Conditions: VDD = 1.14 V, VPPNVM = VPP = 2.375 V

Symbol	Description	Operating Temperature Range				Unit
T _j	Junction Temperature Range	-55°C to 125°C	-40°C to 100°C	0°C to 85°C		°C
Speed grade		-1	Std	-1	Std	-1
t _{PAGEPGM}	eNVM Page Programming Time	40	40	40	40	40 ms

Table 149 • Flash*Freeze Entry and Exit Times (continued)Military Worst-Case conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14 \text{ V}$

TFF_EXIT	Exit Time with respect to MSS PLL Lock	eNVM and MSS/HPMS PLL = ON during F*F	100	μs	1
		eNVM=ON and MSS/HPMS PLL =OFF during F*F and MSS/HPMS PLL turned back on at exit	136	μs	1
		eNVM and MSS PLL=OFF during F*F and both are turned back on at exit	200	μs	1
		eNVM=OFF and MSS PLL = ON during F*F and eNVM turned back on at exit	200	μs	1
	Exit Time with respect to Fabric PLL Lock	eNVM and MSS/HPMS PLL = ON during F*F	1.5	ms	1,2
		eNVM and MSS PLL=OFF during F*F and both are turned back on at exit	1.5	ms	1,2
	Exit Time with respect to Fabric buffer output	eNVM and MSS/HPMS PLL = ON during F*F	21	μs	1,2
		eNVM and MSS PLL=OFF during F*F and both are turned back on at exit	65	μs	1

Notes:

1. F*F entry and exit times were measured with $FCLK = 100 \text{ MHz}$
2. PLL Lock Delay set to 1024 cycles (default)


21. DDR Memory Interface Characteristics

Table 150 • DDR Memory Interface Characteristics
Worst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14\text{ V}$

Standard	Supported Data Rate			Unit
	Min	Typ	Max	
DDR3		667		Mbps
DDR2		667		Mbps
LPDDR	50	–	400	Mbps

Table 159 • I²C Switching CharacteristicsWorst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14\text{ V}$

Parameter	Definition	Conditions	Speed Grade -1		Units
			Min	Max	
t_{LOW}	Low period of I ² C_x_SCL	—	1	—	pclk cycles
t_{HIGH}	High period of I ² C_x_SCL	—	1	—	pclk cycles
$t_{HD:STA}$	START hold time	—	1	—	pclk cycles
$t_{SU:STA}$	START setup time	—	1	—	pclk cycles
$t_{HD:DAT}$	DATA hold time	—	1	—	pclk cycles
$t_{SU:DAT}$	DATA setup time	—	1	—	pclk cycles
$t_{SU:STO}$	STOP setup time	—	1	—	pclk cycles

**Figure 16 • I²C Timing Parameter Definition**

24.3 Serial Peripheral Interface (SPI) Characteristics

This section describes the DC and switching of the SPI interface. Unless otherwise noted, all output characteristics given are for a 35 pF load on the pins and all sequential timing characteristics are related to SPI_x_CLK. For timing parameter definitions, refer to Figure 17 on page 115.

Table 160 • SPI Characteristics

Worst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $\text{VDD} = 1.14 \text{ V}$

Symbol	Description	Conditions	All Devices/Speed Grades			Unit	Notes
			Min	Typ	Max		
SPI_[0 1]_CLK minimum period							
sp1	SPI_[0 1]_CLK = PCLK/2	—	12	—	—	ns	—
	SPI_[0 1]_CLK = PCLK/4	—	24.1	—	—	ns	—
	SPI_[0 1]_CLK = PCLK/8	—	48.2	—	—	ns	—
	SPI_[0 1]_CLK = PCLK/16	—	0.1	—	—	μs	—
	SPI_[0 1]_CLK = PCLK/32	—	0.19	—	—	μs	—
	SPI_[0 1]_CLK = PCLK/64	—	0.39	—	—	μs	—
	SPI_[0 1]_CLK = PCLK/128	—	0.77	—	—	μs	—
SPI_[0 1]_CLK minimum pulse width high							
sp2	SPI_[0 1]_CLK = PCLK/2	—	6	—	—	ns	—
	SPI_[0 1]_CLK = PCLK/4	—	12.05	—	—	ns	—
	SPI_[0 1]_CLK = PCLK/8	—	24.1	—	—	ns	—
	SPI_[0 1]_CLK = PCLK/16	—	0.05	—	—	μs	—
	SPI_[0 1]_CLK = PCLK/32	—	0.095	—	—	μs	—
	SPI_[0 1]_CLK = PCLK/64	—	0.195	—	—	μs	—
	SPI_[0 1]_CLK = PCLK/128	—	0.385	—	—	μs	—
SPI_[0 1]_CLK minimum pulse width low							
sp3	SPI_[0 1]_CLK = PCLK/2	—	6	—	—	ns	—
	SPI_[0 1]_CLK = PCLK/4	—	12.05	—	—	ns	—
	SPI_[0 1]_CLK = PCLK/8	—	24.1	—	—	ns	—
	SPI_[0 1]_CLK = PCLK/16	—	0.05	—	—	μs	—
	SPI_[0 1]_CLK = PCLK/32	—	0.095	—	—	μs	—
	SPI_[0 1]_CLK = PCLK/64	—	0.195	—	—	μs	—
	SPI_[0 1]_CLK = PCLK/128	—	0.385	—	—	μs	—
Notes:							
1. For specific Rise/Fall Times board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the Microsemi SoC Products Group website: http://www.microsemi.com/products/fpga-soc/design-resources/ibis-models .							
2. For allowable <i>pclk</i> configurations, refer to the Serial Peripheral Interface Controller section in the UG0331: SmartFusion2 Microcontroller Subsystem User Guide.							

Table 160 • SPI CharacteristicsWorst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14 \text{ V}$ (continued)

Symbol	Description	Conditions	All Devices/Speed Grades			Unit	Notes
			Min	Typ	Max		
sp4	SPI_[0 1]_CLK, SPI_[0 1]_DO, SPI_[0 1]_SS rise time (10%-90%)	IO Configuration: LVC MOS 2.5 V - 8mA AC Loading: 35pF Test Conditions: Typical Voltage, 25°C	—	2.77	—	ns	1
sp5	SPI_[0 1]_CLK, SPI_[0 1]_DO, SPI_[0 1]_SS fall time (10%-90%)	IO Configuration: LVC MOS 2.5 V - 8mA AC Loading: 35pF Test Conditions: Typical Voltage, 25°C	—	2.90 6	—	ns	1
SPI Master Configuration							
sp6m	SPI_[0 1]_DO setup time	—	(SPI_x_CLK_period/2) – 3.0	—	—	ns	2
sp7m	SPI_[0 1]_DO hold time	—	(SPI_x_CLK_period/2) – 2.5	—	—	ns	2
sp8m	SPI_[0 1]_DI setup time	—	8	—	—	ns	2
sp9m	SPI_[0 1]_DI hold time	—	2.5	—	—	ns	2
SPI Slave Configuration							
sp6s	SPI_[0 1]_DO setup time	—	(SPI_x_CLK_period/2) – 12.0	—	—	ns	2
sp7s	SPI_[0 1]_DO hold time	—	(SPI_x_CLK_period/2) + 3.0	—	—	ns	2
sp8s	SPI_[0 1]_DI setup time	—	2	—	—	ns	2
sp9s	SPI_[0 1]_DI hold time	—	3	—	—	ns	2
Notes:							
1. For specific Rise/Fall Times board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the Microsemi SoC Products Group website: http://www.microsemi.com/products/fpga-soc/design-resources/ibis-models .							
2. For allowable pclk configurations, refer to the Serial Peripheral Interface Controller section in the UG0331: SmartFusion2 Microcontroller Subsystem User Guide.							




Figure 17 • SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1)

25. CAN Controller Characteristics

Table 161 • CAN Controller Characteristics

Worst-Case Military Conditions: $T_J = 125^{\circ}\text{C}$, $V_{DD} = 1.14\text{ V}$

Parameter	Description	Min	Typ	Max	Units	Notes
FCANREFCLK	Internally Sourced CAN Reference Clock Frequency	—	—	128	MHz	*
BAUDCAN	CAN Performance Baud Rate	0.05	—	1	Mbps	—

Note: PCLK to CAN controller must be a multiple of 8 MHz.