



Welcome to [E-XFL.COM](#)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	27696
Total RAM Bits	1130496
Number of I/O	267
Number of Gates	-
Voltage - Supply	1.14V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TJ)
Package / Case	484-BGA
Supplier Device Package	484-FPBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/m2gl025ts-1fgg484m

30. Safety Critical, Life Support, and High-Reliability Applications Policy	123
31. Microsemi Corporate Headquarters	123

List of Figures

Figure 1. Timing Model	20
Figure 2. Input Buffer AC Loading	22
Figure 3. Output Buffer AC Loading	23
Figure 4. Tristate Buffer for Enable Path Test Point	24
Figure 5. Timing Model for Input Register	66
Figure 6. I/O Register Input Timing Diagram	67
Figure 7. Timing Model for Output/Enable Register	68
Figure 8. I/O Register Output Timing Diagram	69
Figure 9. Input DDR Module	70
Figure 10. Input DDR Timing Diagram	71
Figure 11. Output DDR Module	73
Figure 12. Output DDR Timing Diagram	74
Figure 13. LUT-4	76
Figure 14. Sequential Module	77
Figure 15. Sequential Module Timing Diagram	77
Figure 16. I2C Timing Parameter Definition	112
Figure 17. SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1)	115
Figure 18. SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1)	120

Table 95. M-LVDS AC Switching Characteristics for Transmitter (Output and Tristate Buffers)	61
Table 96. M-LVDS AC Specifications	61
Table 97. Mini-LVDS DC Voltage Specification	62
Table 98. Mini-LVDS AC Specifications	62
Table 99. Mini-LVDS AC Switching Characteristics for Receiver (Input Buffers)	63
Table 100. Mini-LVDS AC Switching Characteristics for Transmitter (Output and Tristate Buffers)	63
Table 101. RSDS DC Voltage Specification	64
Table 102. RSDS AC Specifications	64
Table 103. RSDS AC Switching Characteristics for Receiver (Input Buffers)	65
Table 104. RSDS AC Switching Characteristics for Transmitter (Output and Tristate Buffers)	65
Table 105. LVPECL DC Voltage Specification (Applicable to MSIO I/O Banks Only)	65
Table 106. LVPECL Receiver Characteristics	66
Table 107. LVPECL Maximum AC Switching Speeds (Applicable to MSIO I/O Banks Only)	66
Table 108. Input Data Register Propagation Delays	67
Table 109. Output/Enable Data Register Propagation Delays	69
Table 110. Input DDR Propagation Delays	72
Table 111. Output DDR Propagation Delays	75
Table 112. Combinatorial Cell Propagation Delays	76
Table 113. Register Delays	78
Table 114. M2S150T Device Global Resource	78
Table 115. M2S090T Device Global Resource	78
Table 116. M2S025T Device Global Resource	79
Table 117. M2S010T Device Global Resource	79
Table 118. M2S050T Device Global Resource	79
Table 119. RAM1K18 – Dual-Port Mode for Depth × Width Configuration 1Kx18	80
Table 120. RAM1K18 – Dual-Port Mode for Depth × Width Configuration 2Kx9	81
Table 121. RAM1K18 – Dual-Port Mode for Depth × Width Configuration 4Kx4	82
Table 122. RAM1K18 – Dual-Port Mode for Depth × Width Configuration 8Kx2	83
Table 123. RAM1K18 – Dual-Port Mode for Depth × Width Configuration 16Kx1	84
Table 124. RAM1K18 – Two-Port Mode for Depth × Width Configuration 512x36	86
Table 125. uSRAM (RAM64x18) in 64x18 Mode	87
Table 126. uSRAM (RAM64x16) in 64x16 Mode	88
Table 127. uSRAM (RAM128x9) in 128x9 Mode	89
Table 128. uSRAM (RAM128x8) in 128x8 Mode	91
Table 129. uSRAM (RAM256x4) in 256x4 Mode	92
Table 130. uSRAM (RAM512x2) in 512x2 Mode	93
Table 131. uSRAM (RAM1024x1) in 1024x1 Mode	95
Table 132. eNVM Read Performance	97
Table 133. eNVM Page Programming	97
Table 134. Electrical Characteristics of the Crystal Oscillator – High Gain Mode (20 MHz)	98
Table 135. Electrical Characteristics of the Crystal Oscillator – Medium Gain Mode (2 MHz)	98
Table 136. Electrical Characteristics of the Crystal Oscillator – Low Gain Mode (32 kHz)	98
Table 137. Electrical Characteristics of the 50 MHz RC Oscillator	99
Table 138. Electrical Characteristics of the 1 MHz RC Oscillator	99
Table 139. IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Specification	100
Table 140. JTAG 1532	101
Table 141. IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Jitter Specifications	101
Table 142. DEVRST_N Characteristics	102
Table 143. System Controller SPI Characteristics	103
Table 144. Supported I/O Configurations for System Controller SPI (for MSIO Bank Only)	103
Table 145. Mathblocks With All Registers Used	104
Table 146. Mathblock With Input Bypassed and Output Registers Used	104
Table 147. Flash*Freeze Entry and Exit Times	105

IGLOO2 and SmartFusion2 SoC FPGA Military Grade AC/DC Electrical Characteristics

1. Introduction

Microsemi®'s military grade SmartFusion®2 system-on-chip (SoC) field programmable gate array (FPGA) and IGLOO®2 FPGA families integrate an industry standard 4-input lookup table-based (LUT) FPGA fabric with integrated mathblocks, multiple embedded memory blocks, and high-performance SERDES communications interfaces on a single chip. Both families benefit from low power flash technology and are the most secure and reliable FPGAs in the industry. These next generation devices offer up to 150K Logic Elements, up to five MB of embedded RAM, up to 16 SERDES lanes, and up to four PCI Express Gen 1 endpoints, as well as integrated hard DDR3 memory controllers with error correction.

SmartFusion2 military grade devices integrate an entire low power real time Microcontroller Subsystem with a rich set of Industry standard peripherals including Ethernet, USB, and CAN, while the IGLOO2 military devices integrate a high-performance memory subsystem with on-chip flash, 32 Kbyte embedded SRAM, and multiple DMA controllers.

2. Device Status

For more information on device status, refer to the "Datasheet Categories".

Table 1 • IGLOO2 FPGA and SmartFusion2 SoC FPGA Device Status

Design Security Device Densities	Status
010T	Production
025T	Production
050T	Production
060T	Preliminary
090T	Production
150T	Production
Data Security Device Densities	Status
010TS	Production
025TS	Production
050TS	Production
060TS	Preliminary
090TS	Production
150TS	Production

Table 2 • Absolute Maximum Ratings (continued)

Symbol	Parameter	Limits		Units	Notes
		Min	Max		
T _{STG}	Storage temperature	-65	150	°C	*
T _J	Junction temperature	-	135	°C	-

Note: * For flash programming and retention maximum limits, refer to Table 4 on page 14. For recommended operating conditions, refer to Table 3.

Table 3 • Recommended Operating Conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Units	Notes
T _j	Operating Junction Temperature	Military	-55	25	125	°C	-
	Programming Junction Temperature	-	0	25	85	°C	-
		-	-40	25	100	°C	1
VDD	DC core supply voltage. Must always power this pin.	-	1.14	1.2	1.26	V	-
VPP	Power Supply for Charge Pumps (for Normal Operation and Programming) for 010, 025, 050 Devices	2.5 V Range	2.375	2.5	2.625	V	-
		3.3 V Range	3.15	3.3	3.45	V	-
	Power Supply for Charge Pumps (for Normal Operation and Programming) for 090, and 150 devices	3.3 V Range	3.15	3.3	3.45	V	-
MSS_MDDR_PLL_VDDA	Analog power pad for MDDR PLL	2.5 V Range	2.375	2.5	2.625	V	-
		3.3 V Range	3.15	3.3	3.45	V	-
HPMS_MDDR_PLL_VDDA	Analog power pad for MDDR PLL	2.5 V Range	2.375	2.5	2.625	V	-
		3.3 V Range	3.15	3.3	3.45	V	-
FDDR_PLL_VDDA	Analog power pad for FDDR PLL	2.5 V Range	2.375	2.5	2.625	V	-
		3.3 V Range	3.15	3.3	3.45	V	-
PLL0_PLL1_MSS_MDDR_VDDA	Analog power pad for MDDR PLL	2.5 V Range	2.375	2.5	2.625	V	-
		3.3 V Range	3.15	3.3	3.45	V	-

5. Power Consumption

5.1 Quiescent Supply Current

Table 8 • Quiescent Supply Current Characteristics

Power Supplies/Blocks	Modes and Configurations		Notes
	Non-Flash*Freeze Mode	Flash*Freeze Mode	
FPGA Core	On	Off	—
VDD / SERDES_[01]_VDD	On	On	1
VPP / VPPNVM	On	On	—
MDDR_PLL_VDDA CCC_XX[01]_PLL_VDDA PLLO_PLL1_MDDR_VDDA FDDR_PLL_VDDA	0 V	0 V	—
SERDES_[01]_PLL_VDDA	0 V	0 V	3
SERDES_[01]_L[0123]_VDDAPLL / VDD_2V5	On	On	3
SERDES_[01]_L[0123]_VDDAIIO	On	On	3
VDDIx	On	On	2, 4
VREFx	On	On	—
MSSDDR CLK	32 kHz	32 kHz	—
RAM	On	Sleep state	—
HPMS Controller	50 MHz	50 MHz	—
50 MHz Oscillator (enable/disable)	Enabled	Disabled	—
1 MHz Oscillator (enable/disable)	Disabled	Disabled	—
Crystal Oscillator (enable/disable)	Disabled	Disabled	—

Notes:

1. SERDES_[01]_VDD Power Supply is shorted to VDD.
2. VDDIx has been set to ON for test conditions as described. Banks on the east side should always be powered with the appropriate VDDI Bank supplies. For details on bank power supplies, refer to the “Recommendation for Unused Bank Supplies” table in the AC393: SmartFusion2 and IGLOO2 Board Design Guidelines Application Note.
3. SERDES and DDR blocks to be unused.
4. No Differential (that is to say, LVDS) I/O’s or ODT attributes to be used.

Table 9 • SmartFusion2 and IGLOO2 Quiescent Supply Current – Typical Process

Parameter	Modes	Conditions	010	025	050	090	150	Units
			VDD=1.2 V					
IDC1	Non-Flash*Freeze	Typical ($T_J = 25^\circ\text{C}$)	6.9	8.9	13.1	15.4	27.5	mA
		Military ($T_J = 125^\circ\text{C}$)	73.0	106.4	180.9	217.5	390.5	mA
IDC2	Flash*Freeze	Typical ($T_J = 25^\circ\text{C}$)	2.6	3.7	5.1	5.1	8.9	mA
		Military ($T_J = 125^\circ\text{C}$)	55.6	74.2	98.5	99.5	161.0	mA

8.5 Detailed I/O Characteristics

Table 18 • Input Capacitance

Symbol	Definition	Min	Max	Units
CIN	Input Capacitance	—	10	pF

Table 19 • I/O Weak Pull-Up/Pull-Down Resistance Values for DDRIO, MSIO, and MSIOD Banks

Minimum and Maximum Weak Pull-Up/Pull-Down Resistance Values at VOH/VOL Level

VDDI Domain	DDRIO I/O Bank				MSIO I/O Bank				MSIOD I/O Bank				Notes
	R _{(WEAK PULL-UP) at VOH (Ω)}		R _{(WEAK PULL-DOWN) at VOL (Ω)}		R _{(WEAK PULL-UP) at VOH (Ω)}		R _{(WEAK PULL-DOWN) at VOL (Ω)}		R _{(WEAK PULL-UP) at VOH (Ω)}		R _{(WEAK PULL-DOWN) at VOL (Ω)}		
	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
3.3 V	N/A	N/A	N/A	N/A	9.9K	14.5K	9.98K	14.9K	N/A	N/A	N/A	N/A	
2.5 V	10K	15.1K	9.98K	15.3K	10K	15K	10.1K	15.6K	9.6K	14.1K	9.5K	13.9K	1,2
1.8 V	10.3K	16.2K	10.3K	16.6K	10.4K	16.2K	10.4K	17.3K	9.7K	14.7K	9.7K	14.5K	1,2
1.5 V	10.6K	17.2K	10.6K	17.9K	10.7K	17.3K	10.8K	18.9K	9.9K	15.3K	9.8K	15K	1,2
1.2 V	11.1K	19.3K	11.2K	20.9K	11.3K	19.7K	11.5K	22.7K	10.3K	16.7K	10K	16.2K	1,2

Notes:

- $R(\text{WEAK PULL-DOWN}) = (\text{VOL}_{\text{spec}})/(\text{WEAK PULL-DOWN MAX})$
- $R(\text{WEAK PULL-UP}) = (\text{VDDI}_{\text{max}} - \text{VOH}_{\text{spec}})/(\text{WEAK PULL-UP MIN})$

Table 20 • Schmitt Trigger Input Hysteresis

Hysteresis Voltage Value for Schmitt Trigger Mode Input Buffers

Input Buffer Configuration	Hysteresis Value (Typical, unless otherwise noted)
3.3 V LVTTL / LVCMOS / PCI / PCI-X	$0.05 \times \text{VDDI}$ (Worst-case)
2.5 V LVCMOS	$0.05 \times \text{VDDI}$ (Worst-case)
1.8 V LVCMOS	$0.1 \times \text{VDDI}$ (Worst-case)
1.5 V LVCMOS	60 mV
1.2 V LVCMOS	20 mV

8.6 Single-Ended I/O Standards

8.6.1 Low Voltage Complementary Metal Oxide Semiconductor (LVCMOS)

LVCMOS is a widely used switching standard implemented in CMOS transistors. This standard is defined by JEDEC (JESD 8-5). The LVCMOS standards supported in IGLOO2 FPGAs and SmartFusion2 SoC FPGAs are: LVCMOS12, LVCMOS15, LVCMOS18, LVCMOS25, and LVCMOS33.

8.6.3 2.5 V LVC MOS

LVC MOS 2.5 V is a general standard for 2.5 V applications and is supported in IGLOO2 FPGA and SmartFusion2 SoC FPGAs in compliance to the JEDEC specification JESD8-5A.

8.6.3.1 Minimum and Maximum AC/DC Input and Output Levels Specification

Table 27 • LVC MOS 2.5 V DC Voltage Specification

Symbol	Parameters	Conditions	Min	Typ	Max	Units	Notes
LVC MOS 2.5 V Recommended DC Operating Conditions							
VDDI	Supply voltage		2.375	2.5	2.625	V	-
LVC MOS 2.5 V DC Input Voltage Specification							
VIH (DC)	DC input logic High (for MSIOD and DDRIO I/O Bank)		1.7	-	2.625	V	-
VIH (DC)	DC input logic High (for MSIO I/O Bank)		1.7	-	2.75	V	-
VIL (DC)	DC input logic Low		-0.3	-	0.7	V	-
IIH (DC)	Input current High		-	-	10	µA	-
IIL (DC)	Input current Low		-	-	10	µA	-
LVC MOS 2.5 V DC Output Voltage Specification							
VOH	DC output logic High		1.7	-	-	V	*
VOL	DC output logic Low		-	-	0.7	V	*
Note: * The VOH/VOL test points selected ensure compliance with LVC MOS 2.5 V JEDEC8-5A requirements.							

Table 28 • LVC MOS 2.5 V Maximum AC Switching Speeds

Symbol	Parameters	Conditions	Min	Typ	Max	Units
Dmax	Maximum data rate (for DDRIO I/O Bank)	AC loading: 17 pF load, maximum drive/slew	-	-	360	Mbps
Dmax	Maximum data rate (for MSIO I/O Bank)	AC loading: 17 pF load, maximum drive/slew	-	-	360	Mbps
Dmax	Maximum data rate (for MSIOD I/O Bank)	AC loading: 17 pF load, maximum drive/slew	-	-	370	Mbps

Table 29 • LVC MOS 2.5 V AC Test Parameters and Driver Impedance Specifications

Symbols	Parameters	Conditions	Min	Typ	Max	Units
LVC MOS 2.5 V Calibrated Impedance Option						
Rodt_cal	Supported output driver calibrated impedance (for DDRIO I/O Bank)	-	-	75, 60, 50, 33, 25, 20	-	Ω
LVC MOS 2.5 V AC Test Parameters Specifications						
Vtrip	Measuring/trip point for data path	-	-	1.2	-	V
Rent	Resistance for enable path (t_{ZH} , t_{ZL} , t_{HZ} , t_{LZ})	-	-	2k	-	Ω
Cent	Capacitive loading for enable path (t_{ZH} , t_{ZL} , t_{HZ} , t_{LZ})	-	-	5	-	pF
Cload	Capacitive loading for data path (t_{DP})	-	-	5	-	pF

Table 30 • LVCMOS 2.5 V Transmitter Drive Strength Specifications

Output Drive Selection			VOH (V) Min	VOL (V) Max	IOH (at VOH) mA	IOL (at VOL) mA
MSIO I/O Bank	MSIOD I/O Bank	DDRIO I/O Bank (With Software Default Fixed Code)				
2 mA	2 mA	2 mA	1.7	0.7	2	2
4 mA	4 mA	4 mA	1.7	0.7	4	4
6 mA	6 mA	6 mA	1.7	0.7	6	6
8 mA	8 mA	8 mA	1.7	0.7	8	8
12 mA	12 mA	12 mA	1.7	0.7	12	12
16 mA	N/A	16 mA	1.7	0.7	16	16

Note: For board design considerations, output slew rates extraction, detailed output buffer resistances and I/V Curve use the corresponding IBIS models located at:
<http://www.microsemi.com/products/fpga-soc/design-resources/ibis-models>.

8.6.3.2 AC Switching Characteristics

AC Switching Characteristics for Receiver (Input Buffers)

Table 31 • LVCMOS 2.5 V AC Switching Characteristics for Receiver (Input Buffers)Worst-case Military conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14 \text{ V}$, $VDDI = 2.375 \text{ V}$

	On-Die Termination (ODT)	Speed Grade -1		Units
		t_{PY}	t_{PYS}	
LVCMOS 2.5 V (for DDRIO I/O Bank)	None	1.903	2.021	ns
LVCMOS 2.5 V (for MSIO I/O Bank)	None	2.689	2.698	ns
LVCMOS 2.5 V (for MSIOD I/O Bank)	None	2.447	2.46	ns

AC Switching Characteristics for Transmitter (Output and Tristate Buffers)

Table 32 • LVCMOS 2.5 V AC Switching Characteristics for Transmitter (Output and Tristate Buffers)Worst-case Military conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14 \text{ V}$, $VDDI = 2.375 \text{ V}$

Output Drive Selection	Slew Control	Speed Grade -1					Units
		t_{DP}	t_{ZL}	t_{ZH}	t_{HZ}	t_{LZ}	
LVCMOS 2.5 V (for DDRIO I/O Bank with Fixed Code)							
2 mA	slow	3.967	3.664	3.986	4.172	3.811	ns
	medium	3.625	3.38	3.647	3.882	3.458	ns
	medium_fast	3.485	3.259	3.507	3.747	3.327	ns
	fast	3.458	3.253	3.48	3.74	3.31	ns
4 mA	slow	3.371	2.942	3.362	5.148	4.71	ns
	medium	3.063	2.701	3.059	4.874	4.381	ns
	medium_fast	2.925	2.566	2.92	4.686	4.248	ns
	fast	2.91	2.559	2.905	4.683	4.238	ns

8.6.5.2. AC Switching Characteristics

AC Switching Characteristics for Receiver (Input Buffers)

Table 44 • LVC MOS 1.5 V AC Switching Characteristics for Receiver (Input Buffers)

Worst-Case Military Conditions: $T_J=125^\circ\text{C}$, $VDD=1.14$ V, $VDDI=1.425$ V

		ODT (On Die Termination)	Speed Grade -1		Units
			t_{PY}	t_{PYS}	
LVC MOS 1.5 V (for DDRIO I/O Bank with Fixed Codes)		none	2.19	2.216	ns
LVC MOS 1.5 V (for MSIO I/O Bank)		none	3.679	3.652	ns
		50	4.151	4.126	ns
		75	3.984	3.953	ns
		150	3.823	3.791	ns
LVC MOS 1.5 V (for MSIOD I/O Bank)		none	3.262	3.229	ns
		50	3.76	3.739	ns
		75	3.555	3.52	ns
		150	3.395	3.359	ns

AC Switching Characteristics for Transmitter (Output and Tristate Buffers)

Table 45 • LVC MOS 1.5 V AC Switching Characteristics for Transmitter (Output and Tristate Buffers)

Worst-Case Military Conditions: $T_J=125^\circ\text{C}$, $VDD=1.14$ V, $VDDI=1.425$ V

Output Drive Selection	Slew Control	Speed Grade -1					Units
		t_{DP}	t_{ZL}	t_{ZH}	t_{HZ}	t_{LZ}	
LVC MOS 1.5 V (for DDRIO I/O Bank with Fixed Codes)							
2 mA	slow	5.712	4.796	5.735	5.814	5.138	ns
	medium	5.094	4.274	5.114	5.484	4.779	ns
	medium_fast	4.793	4.013	4.81	5.288	4.625	ns
	fast	4.762	3.98	4.78	5.261	4.615	ns
4 mA	slow	4.966	4.133	4.956	6.763	6.05	ns
	medium	4.412	3.62	4.401	6.433	5.664	ns
	medium_fast	4.145	3.358	4.131	6.249	5.507	ns
	fast	4.116	3.338	4.103	6.238	5.498	ns
6 mA	slow	4.744	3.869	4.728	7.173	6.383	ns
	medium	4.212	3.382	4.195	6.837	6.004	ns
	medium_fast	3.951	3.135	3.93	6.668	5.861	ns
	fast	3.919	3.11	3.899	6.644	5.845	ns

Table 64 • DDR2/SSTL18 AC/DC Minimum and Maximum Input and Output Levels Specification (continued)

Symbols	Parameters	Conditions	Min	Typ	Max	Units	Notes
IOL at VOL	Output minimum sink current (DDRIO I/O Bank only)		-12.0	-	-	mA	-
SSTL18 DC Differential Voltage Specification							
VID (DC)	DC input differential voltage		0.3	-	-	V	-
Note: *To meet JEDEC Electrical Compliance, use DDR2 Full Drive Transmitter.							

Table 65 • DDR2/SSTL18 AC Specifications (Applicable to DDRIO Bank Only)

Symbols	Parameters	Conditions	Min	Typ	Max	Units
SSTL18 AC Differential Voltage Specification						
VDIFF (AC)	AC input differential voltage		0.5	-	-	V
Vx (AC)	AC differential cross point voltage		0.5 × VDDI – 0.175	-	0.5 × VDDI + 0.175	V
SSTL18 Maximum AC Switching Speed						
Dmax	Maximum data rate (for DDRIO I/O Bank)	AC loading: per JEDEC specification	-	-	600	Mbps
SSTL18 Impedance Specifications						
Rref	Supported output driver calibrated impedance (for DDRIO I/O Bank)	Reference resistor = 150 Ω	-	20, 42	-	Ω
RTT	Effective impedance value (ODT)	Reference resistor = 150 Ω	-	50, 75, 150	-	Ω
SSTL18 AC Test Parameters Specifications						
Vtrip	Measuring/trip point for data path		-	0.9	-	V
Rent	Resistance for enable path (t_{ZH} , t_{ZL} , t_{HZ} , t_{LZ})		-	2k	-	Ω
Cent	Capacitive loading for enable path (t_{ZH} , t_{ZL} , t_{HZ} , t_{LZ})		-	5	-	pF
Rtt_test	Reference resistance for data test path for SSTL18 Class I (t_{DP})		-	50	-	Ω
Rtt_test	Reference resistance for data test path for SSTL18 Class II (t_{DP})		-	25	-	Ω
Cload	Capacitive loading for data path (t_{DP})		-	5	-	pF

Table 68 • DDR3 SSTL15 DC Voltage Specification (for DDRIO I/O Bank Only) (continued)

Symbols	Parameters	Conditions	Min	Typ	Max	Units
SSTL15 DC Output Voltage Specification						
DDR3/SSTL15 Class I (DDR3 Reduced Drive)						
VOH	DC output logic High	0.8 × VDDI	—	—	—	V
VOL	DC output logic Low	—	—	0.2 × VDDI	—	V
IOH at VOH	Output minimum source DC current	6.5	—	—	—	mA
IOL at VOL	Output minimum sink current	—6.5	—	—	—	mA
SSTL15 Class II (DDR3 Full Drive)						
VOH	DC output logic High	0.8 × VDDI	—	—	—	V
VOL	DC output logic Low	—	—	0.2 × VDDI	—	V
IOH at VOH	Output minimum source DC current	7.6	—	—	—	mA
IOL at VOL	Output minimum sink current	—7.6	—	—	—	mA
SSTL15 Differential Voltage Specification						
VID	DC input differential voltage	0.2	—	—	—	V
Note: *To meet JEDEC Electrical Compliance, use DDR3 Full Drive Transmitter.						

Table 69 • DDR3/SSTL15 AC Specifications

Symbols	Parameters	Conditions	Min	Typ	Max	Units
SSTL15 AC Differential Voltage Specification						
VDIFF	AC input differential voltage	0.3	—	—	—	V
Vx	AC differential cross point voltage	0.5 × VDDI — 0.150	—	0.5 × VDDI + 0.150	—	V
SSTL15 Maximum AC Switching Speed (for DDRIO I/O Banks Only)						
Dmax	Maximum data rate	AC loading: per JEDEC specifications	—	—	600	Mbps
SSTL15 AC Calibrated Impedance Option						
Rref	Supported output driver calibrated impedance	Reference resistor = 240 Ω	—	34, 40	—	Ω
RTT	Effective impedance value (ODT)	Reference resistor = 240 Ω	—	20, 30, 40, 60, 120	—	Ω
SSTL15 AC Test Parameters Specifications						
Vtrip	Measuring/trip point for data path	—	0.75	—	—	V
Rent	Resistance for enable path (t _{ZH} , t _{ZL} , t _{HZ} , t _{LZ})	—	2k	—	—	Ω
Cent	Capacitive loading for enable path (t _{ZH} , t _{ZL} , t _{HZ} , t _{LZ})	—	5	—	—	pF
Rtt_test	Reference resistance for data test path for SSTL15 Class I (t _{DP})	—	50	—	—	Ω
Rtt_test	Reference resistance for data test path for SSTL15 Class II (t _{DP})	—	25	—	—	Ω
Cload	Capacitive loading for data path (t _{DP})	—	5	—	—	pF

8.8.2 B-LVDS

Bus LVDS (B-LVDS) specifications extend the existing LVDS standard to high-performance multipoint bus applications. Multidrop and multipoint bus configurations may contain any combination of drivers, receivers, and transceivers.

8.8.2.1 Minimum and Maximum AC/DC Input and Output Levels Specification

Table 89 • B-LVDS DC Voltage Specification

Symbols	Parameters	Conditions	Min	Typ	Max	Units
Bus-LVDS Recommended DC Operating Conditions						
VDDI	Supply voltage		2.375	2.5	2.625	V
Bus-LVDS DC Input Voltage Specification						
VI	DC input voltage		0	-	2.925	V
I _H (DC)	Input current High		-	-	10	µA
I _L (DC)	Input current Low		-	-	10	µA
Bus-LVDS DC Output Voltage Specification (for MSIO I/O Bank only)						
VOH	DC output logic High		1.25	1.425	1.6	V
VOL	DC output logic Low		0.9	1.075	1.25	V
Bus-LVDS Differential Voltage Specification						
VOD	Differential output voltage swing (for MSIO I/O Bank only)		65	-	460	mV
VOCM	Output common mode voltage (for MSIO I/O Bank only)		1.1	-	1.5	V
VICM	Input common mode voltage		0.05	-	2.4	V
VID	Input differential voltage		0.1	-	VDDI	V

Table 90 • B-LVDS AC Specifications

Symbols	Parameters	Conditions	Min	Typ	Max	Units
Bus-LVDS Maximum AC Switching Speed						
D _{max}	Maximum data rate (for MSIO I/O Bank)	AC loading: 2 pF / 100 Ω differential load	-	-	450	Mbps
Bus-LVDS Impedance Specifications						
R _t	Termination resistance		-	27	-	Ω
Bus-LVDS AC Test Parameters Specifications						
V _{trip}	Measuring/trip point for data path		-	Cross point	-	V
R _{ent}	Resistance for enable path (t _{ZH} , t _{ZL} , t _{HZ} , t _{LZ})		-	2k	-	Ω
C _{ent}	Capacitive loading for enable path (t _{ZH} , t _{ZL} , t _{HZ} , t _{LZ})		-	5	-	pF

8.8.5.2. AC Switching Characteristics

AC Switching Characteristics for Receiver (Input Buffers)

Table 103 • RSDS AC Switching Characteristics for Receiver (Input Buffers)

Worst-case Military conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14 \text{ V}$, $VDDI = 2.375 \text{ V}$

		On-Die Termination (ODT)	Speed Grade -1		Units
			t_{PY}		
RSDS (for MSIO I/O Bank)	None	None	3.112	ns	
	100	100	3.108	ns	
RSDS (for MSIOD I/O Bank)	None	None	2.832	ns	
	100	100	2.821	ns	

AC Switching Characteristics for Transmitter (Output and Tristate Buffers)

Table 104 • RSDS AC Switching Characteristics for Transmitter (Output and Tristate Buffers)

Worst-case Military conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14 \text{ V}$, $VDDI = 2.375 \text{ V}$

	Speed Grade -1					Units
	t_{DP}	t_{ZL}	t_{ZH}	t_{HZ}	t_{LZ}	
RSDS (for MSIO I/O Bank)	2.256	2.484	2.472	2.111	2.096	ns
RSDS (for MSIOD I/O Bank)						
No pre-emphasis	1.661	1.648	1.645	1.675	1.665	ns
Min pre-emphasis	1.651	1.84	1.833	1.988	1.964	ns
Med pre-emphasis	1.577	1.868	1.859	2.019	1.993	ns
Max pre-emphasis	1.555	1.894	1.883	2.047	2.018	ns

8.8.6 LVPECL

Low-Voltage Positive Emitter-Coupled Logic (LVPECL) is another differential I/O standard. It requires that one data bit be carried through two signal lines. Similar to LVDS, two pins are needed. It also requires external resistor termination. IGLOO2 and SmartFusion2 SoC FPGAs support only LVPECL receivers and do not support LVPECL transmitters.

8.8.6.1 Minimum and Maximum Input and Output Levels

Table 105 • LVPECL DC Voltage Specification (Applicable to MSIO I/O Banks Only)

Symbols	Parameters	Conditions	Min	Typ	Max	Units
Recommended DC Operating Conditions						
VDDI	Supply voltage		3.15	3.3	3.45	V
LVPECL DC Input Voltage Specification						
VI	DC input voltage		0	-	3.45	V
LVPECL Differential Voltage Specification						
VICM	Input common mode voltage		0.3		2.8	V
VIDIFF	Input differential voltage		100	300	1,000	mV

Table 115 • M2S090T Device Global Resource (continued)Worst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14 \text{ V}$

Parameter	Description	Speed Grade -1		Units
		Min	Max	
tRCKH	Input High Delay for Global Clock	1.412	1.498	ns
tRCKSW	Maximum Skew for Global Clock	–	0.086	ns

Table 116 • M2S050T Device Global ResourceWorst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14 \text{ V}$

Parameter	Description	Speed Grade -1		Units
		Min	Max	
tRCKL	Input Low Delay for Global Clock	0.793	0.861	ns
tRCKH	Input High Delay for Global Clock	1.436	1.55	ns
tRCKSW	Maximum Skew for Global Clock	–	0.114	ns

Table 117 • M2S025T Device Global ResourceWorst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14 \text{ V}$

Parameter	Description	Speed Grade -1		Units
		Min	Max	
tRCKL	Input Low Delay for Global Clock	0.713	0.762	ns
tRCKH	Input High Delay for Global Clock	1.306	1.391	ns
tRCKSW	Maximum Skew for Global Clock	–	0.085	ns

Table 118 • M2S010T Device Global ResourceWorst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14 \text{ V}$

Parameter	Description	Speed Grade -1		Units
		Min	Max	
tRCKL	Input Low Delay for Global Clock	0.598	0.639	ns
tRCKH	Input High Delay for Global Clock	1.116	1.192	ns
tRCKSW	Maximum Skew for Global Clock	–	0.076	ns

Table 125 • uSRAM (RAM64x18) in 64x18 ModeWorst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14 \text{ V}$ (continued)

Parameter	Description	Speed Grade -1		Units
		Min	Max	
tsrstsu	Read Synchronous Reset Setup Time	0.279	—	ns
tsrsthd	Read Synchronous Reset Hold Time	0.062	—	ns
tccy	Write Clock Period	4	—	ns
tcclkmpwh	Write Clock Minimum Pulse Width High	1.8	—	ns
tcclkmpwl	Write Clock Minimum Pulse Width Low	1.8	—	ns
tblkcsu	Write Block Setup Time	0.417	—	ns
tblkchd	Write Block Hold Time	0.007	—	ns
tdincsu	Write Input Data setup Time	0.119	—	ns
tdinchd	Write Input Data hold Time	0.155	—	ns
taddrcsu	Write Address Setup Time	0.091	—	ns
taddrchd	Write Address Hold Time	0.132	—	ns
twecsu	Write Enable Setup Time	0.41	—	ns
twechd	Write Enable Hold Time	-0.027	—	ns
fmax	Maximum Frequency	—	250	MHz

Table 126 • uSRAM (RAM64x16) in 64x16 ModeWorst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14 \text{ V}$

Parameter	Description	Speed Grade -1		Units
		Min	Max	
tcy	Read Clock Period	4	—	ns
tcclkmpwh	Read Clock Minimum Pulse Width High	1.8	—	ns
tcclkmpwl	Read Clock Minimum pulse Width Low	1.8	—	ns
tplcy	Read Pipe-line clock period	4	—	ns
tplclkmpwh	Read Pipe-line clock Minimum Pulse Width High	1.8	—	ns
tplclkmpwl	Read Pipe-line clock Minimum Pulse Width Low	1.8	—	ns
tclk2q	Read Access Time with Pipeline Register	—	0.276	ns
	Read Access Time without Pipeline Register	—	1.738	ns
taddrssu	Read Address Setup Time in Synchronous Mode	0.311	—	ns
	Read Address Setup Time in Asynchronous Mode	1.916	—	ns
taddrhd	Read Address Hold Time in Synchronous Mode	0.094	—	ns
	Read Address Hold Time in Asynchronous Mode	-0.803	—	ns
trdensu	Read Enable Setup Time	0.287	—	ns

12. Embedded NVM (eNVM) Characteristics

Table 132 • eNVM Read Performance

Worst-Case Conditions: VDD = 1.14 V, VPPNVM = VPP = 2.375 V

Symbol	Description	Operating Temperature Range				Unit
T _j	Junction Temperature Range	-55°C to 125°C	-40°C to 100°C	0°C to 85°C		°C
Speed grade		-1	Std	-1	Std	-1
F _{MAXREAD}	eNVM Maximum Read Frequency	25	25	25	25	25 MHz

Table 133 • eNVM Page Programming

Worst-Case Conditions: VDD = 1.14 V, VPPNVM = VPP = 2.375 V

Symbol	Description	Operating Temperature Range				Unit
T _j	Junction Temperature Range	-55°C to 125°C	-40°C to 100°C	0°C to 85°C		°C
Speed grade		-1	Std	-1	Std	-1
t _{PAGEPGM}	eNVM Page Programming Time	40	40	40	40	40 ms

Table 136 • Electrical Characteristics of the Crystal Oscillator – Low Gain Mode (32 kHz)Worst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14 \text{ V}$

Parameter	Description	Min	Typ	Max	Units
IDYNXTAL	Operating current	–	0.044	–	mA
VIHXTAL	Input logic level High	$0.9 \times VPP$	–	–	V
VILXTAL	Input logic level Low	–	–	$0.1 \times VPP$	V
SUXTAL	Startup time (with regard to stable oscillator output)	–	–	120	ms

14. On-Chip Oscillator

Table 137 and Table 138 describe the electrical characteristics of the available on-chip oscillators in the IGLOO2 FPGAs and SmartFusion2 SoC FPGAs.

Table 137 • Electrical Characteristics of the 50 MHz RC OscillatorWorst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14 \text{ V}$

Parameter	Description	Condition	Min	Typ	Max	Units
F50RC	Operating frequency	–	–	50	–	MHz
ACC50RC	Accuracy	–	–	1	8	%
CYC50RC	Output duty cycle	–	–	49–51	46–54	%
JIT50RC	Output jitter (peak to peak)	Period Jitter	–	200	500	ps
		Cycle-to-Cycle Jitter	–	320	900	ps
IDYN50RC	Operating current	–	–	8.5	–	mA

Table 138 • Electrical Characteristics of the 1 MHz RC OscillatorWorst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14 \text{ V}$

Parameter	Description	Condition	Min	Typ	Max	Units
F1RC	Operating frequency	–	–	1	–	MHz
ACC1RC	Accuracy	–	–	1	6	%
CYC1RC	Output duty cycle	–	–	49–51	46.5–53.5	%
JIT1RC	Output jitter (peak to peak)	Period Jitter	–	10	36	ps
		Cycle-to-Cycle Jitter	–	10	50	ps
IDYN1RC	Operating current	–	–	0.1	–	mA
SU1RC	Startup time	–	–	–	20	μs

21. DDR Memory Interface Characteristics

Table 150 • DDR Memory Interface Characteristics
Worst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14\text{ V}$

Standard	Supported Data Rate			Unit
	Min	Typ	Max	
DDR3		667		Mbps
DDR2		667		Mbps
LPDDR	50	–	400	Mbps



Microsemi Corporate Headquarters

One Enterprise, Aliso Viejo,
CA 92656 USA

Within the USA: +1 (800) 713-4113

Outside the USA: +1 (949) 380-6100

Sales: +1 (949) 380-6136

Fax: +1 (949) 215-4996

E-mail: sales.support@microsemi.com

© 2015 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense & security, aerospace and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif., and has approximately 3,600 employees globally. Learn more at www.microsemi.com.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.