




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                                                     |
|--------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                                              |
| Number of LABs/CLBs            | -                                                                                                                                                                   |
| Number of Logic Elements/Cells | 56340                                                                                                                                                               |
| Total RAM Bits                 | 1869824                                                                                                                                                             |
| Number of I/O                  | 267                                                                                                                                                                 |
| Number of Gates                | -                                                                                                                                                                   |
| Voltage - Supply               | 1.14V ~ 2.625V                                                                                                                                                      |
| Mounting Type                  | Surface Mount                                                                                                                                                       |
| Operating Temperature          | -55°C ~ 125°C (TJ)                                                                                                                                                  |
| Package / Case                 | 484-BGA                                                                                                                                                             |
| Supplier Device Package        | 484-FPBGA (23x23)                                                                                                                                                   |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/m2gl050t-1fg484m">https://www.e-xfl.com/product-detail/microchip-technology/m2gl050t-1fg484m</a> |

|                                                                                              |     |
|----------------------------------------------------------------------------------------------|-----|
| Table 148. Mathblock With Input Register Used and Output in Bypass Mode .....                | 105 |
| Table 149. Mathblock With Input and Output in Bypass Mode .....                              | 105 |
| Table 150. DDR Memory Interface Characteristics .....                                        | 107 |
| Table 151. SFP Transceiver Electrical Characteristics .....                                  | 108 |
| Table 152. Transmitter Parameters .....                                                      | 109 |
| Table 153. Receiver Parameters .....                                                         | 109 |
| Table 154. SERDES Reference Clock AC Specifications .....                                    | 109 |
| Table 155. Maximum Frequency for MSS Main Clock .....                                        | 110 |
| Table 156. I2C Characteristics .....                                                         | 110 |
| Table 157. HCSL Minimum and Maximum DC Input Levels (Applicable to SERDES REFCLK Only) ..... | 110 |
| Table 158. HCSL Maximum AC Switching Speeds (Applicable to SERDES REFCLK Only) .....         | 110 |
| Table 159. I2C Switching Characteristics .....                                               | 112 |
| Table 160. SPI Characteristics .....                                                         | 113 |
| Table 161. CAN Controller Characteristics .....                                              | 116 |
| Table 162. USB Characteristics .....                                                         | 117 |
| Table 163. Maximum Frequency for HPMS Main Clock .....                                       | 118 |
| Table 164. SPI Characteristics .....                                                         | 118 |

# IGLOO2 and SmartFusion2 SoC FPGA Military Grade AC/DC Electrical Characteristics

## 1. Introduction

Microsemi®'s military grade SmartFusion®2 system-on-chip (SoC) field programmable gate array (FPGA) and IGLOO®2 FPGA families integrate an industry standard 4-input lookup table-based (LUT) FPGA fabric with integrated mathblocks, multiple embedded memory blocks, and high-performance SERDES communications interfaces on a single chip. Both families benefit from low power flash technology and are the most secure and reliable FPGAs in the industry. These next generation devices offer up to 150K Logic Elements, up to five MB of embedded RAM, up to 16 SERDES lanes, and up to four PCI Express Gen 1 endpoints, as well as integrated hard DDR3 memory controllers with error correction.

SmartFusion2 military grade devices integrate an entire low power real time Microcontroller Subsystem with a rich set of Industry standard peripherals including Ethernet, USB, and CAN, while the IGLOO2 military devices integrate a high-performance memory subsystem with on-chip flash, 32 Kbyte embedded SRAM, and multiple DMA controllers.

## 2. Device Status

For more information on device status, refer to the "Datasheet Categories".

**Table 1 • IGLOO2 FPGA and SmartFusion2 SoC FPGA Device Status**

| Design Security Device Densities | Status      |
|----------------------------------|-------------|
| 010T                             | Production  |
| 025T                             | Production  |
| 050T                             | Production  |
| 060T                             | Preliminary |
| 090T                             | Production  |
| 150T                             | Production  |
| Data Security Device Densities   | Status      |
| 010TS                            | Production  |
| 025TS                            | Production  |
| 050TS                            | Production  |
| 060TS                            | Preliminary |
| 090TS                            | Production  |
| 150TS                            | Production  |

## 4.3. Thermal Characteristics

### 4.3.1 Introduction

The temperature variable in the Microsemi SoC Products Group Designer software refers to the junction temperature, not the ambient, case, or board temperatures. This is an important distinction because dynamic and static power consumption will cause the chip's junction temperature to be higher than the ambient, case, or board temperatures.

EQ 1 through EQ 3 give the relationship between thermal resistance, temperature gradient, and power.

$$\theta_{JA} = \frac{T_J - T_A}{P}$$

EQ 1

$$\theta_{JB} = \frac{T_J - T_B}{P}$$

EQ 2

$$\theta_{JC} = \frac{T_J - T_C}{P}$$

EQ 3

where

- $\theta_{JA}$  = Junction-to-air thermal resistance
- $\theta_{JB}$  = Junction-to-board thermal resistance
- $\theta_{JC}$  = Junction-to-case thermal resistance
- $T_J$  = Junction temperature
- $T_A$  = Ambient temperature
- $T_B$  = Board temperature (measured 1.0 mm away from the package edge)
- $T_C$  = Case temperature
- $P$  = Total power dissipated by the device

**Table 7 • Package Thermal Resistance**

| Product<br>M2GL/M2S | $\theta_{JA}$ |         |         | $\theta_{JB}$ | $\theta_{JC}$ | Units |
|---------------------|---------------|---------|---------|---------------|---------------|-------|
|                     | Still Air     | 1.0 m/s | 2.5 m/s |               |               |       |
| <b>010</b>          |               |         |         |               |               |       |
| FG484               | 18.22         | 14.83   | 13.62   | 8.83          | 4.92          | °C/W  |
| <b>025</b>          |               |         |         |               |               |       |
| FG484               | 17.03         | 13.66   | 12.45   | 7.66          | 4.18          | °C/W  |
| <b>050</b>          |               |         |         |               |               |       |
| FG484               | 15.29         | 12.19   | 10.99   | 6.27          | 3.24          | °C/W  |
| <b>060</b>          |               |         |         |               |               |       |
| FG484               | 15.40         | 12.06   | 10.85   | 6.14          | 3.15          | °C/W  |
| <b>090</b>          |               |         |         |               |               |       |
| FG484               | 14.64         | 11.37   | 10.16   | 5.43          | 2.77          | °C/W  |
| <b>150</b>          |               |         |         |               |               |       |
| FC1152              | 9.08          | 6.81    | 5.87    | 2.56          | 0.38          | °C/W  |

### 4.3.2 Theta-JA

Junction-to-ambient thermal resistance ( $\theta_{JA}$ ) is determined under standard conditions specified by JEDEC (JESD-51), but it has little relevance in actual performance of the product. It must be used with caution, but it is useful for comparing the thermal performance of one package to another.

The maximum power dissipation allowed is calculated using EQ 4.

$$\text{Maximum Power Allowed} = \frac{T_{J(\text{MAX})} - T_{A(\text{MAX})}}{\theta_{JA}}$$

EQ 4

The absolute maximum junction temperature is 100°C. EQ 5 shows a sample calculation of the absolute maximum power dissipation allowed for the M2GL050-FG484 package at Military temperature and in still air, where:

$$\begin{aligned}\theta_{JA} &= 15.29^{\circ}\text{C/W (taken from Table 7 on page 15)} \\ T_A &= 85^{\circ}\text{C}\end{aligned}$$

$$\text{Maximum Power Allowed} = \frac{100^{\circ}\text{C} - 85^{\circ}\text{C}}{15.29^{\circ}\text{C/W}} = 0.981 \text{ W}$$

EQ 5

The power consumption of a device can be calculated using the Microsemi SoC Products Group power calculator. The device's power consumption must be lower than the calculated maximum power dissipation by the package.

If the power consumption is higher than the device's maximum allowable power dissipation, a heat sink can be attached on top of the case, or the airflow inside the system must be increased.

### 4.3.3 Theta-JB

Junction-to-board thermal resistance ( $\theta_{JB}$ ) measures the ability of the package to dissipate heat from the surface of the chip to the PCB. As defined by the JEDEC (JESD-51) standard, the thermal resistance from junction to board uses an isothermal ring cold plate zone concept. The ring cold plate is simply a means to generate an isothermal boundary condition at the perimeter. The cold plate is mounted on a JEDEC standard board with a minimum distance of 5.0 mm away from the package edge.

### 4.3.4 Theta-JC

Junction-to-case thermal resistance ( $\theta_{JC}$ ) measures the ability of a device to dissipate heat from the surface of the chip to the top or bottom surface of the package. It is applicable for packages used with external heat sinks. Constant temperature is applied to the surface in consideration and acts as a boundary condition.

This only applies to situations where all or nearly all of the heat is dissipated through the surface in consideration.

**Table 13 • Inrush Currents at Power up,  $-55^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$ , Typical Process**

|                 |      |     |     |     |     |     |    |
|-----------------|------|-----|-----|-----|-----|-----|----|
| VDDI            | 2.62 | 141 | 161 | 187 | 283 | 404 | mA |
| Number of banks |      | 8   | 8   | 10  | 9   | 19  | –  |

## 6. Average Fabric Temperature and Voltage Derating Factors

**Table 14 • Average Temperature and Voltage Derating Factors for Fabric Timing Delays**  
(Normalized to  $T_J = 125^{\circ}\text{C}$ , Worst-Case VDD = 1.14 V)

| Core Voltage VDD (V) | Junction Temperature ( $^{\circ}\text{C}$ ) |                       |                     |                      |                      |                      |                       |                       |
|----------------------|---------------------------------------------|-----------------------|---------------------|----------------------|----------------------|----------------------|-----------------------|-----------------------|
|                      | $-55^{\circ}\text{C}$                       | $-40^{\circ}\text{C}$ | $0^{\circ}\text{C}$ | $25^{\circ}\text{C}$ | $70^{\circ}\text{C}$ | $85^{\circ}\text{C}$ | $100^{\circ}\text{C}$ | $125^{\circ}\text{C}$ |
| 1.14                 | 0.91                                        | 0.91                  | 0.93                | 0.94                 | 0.96                 | 0.97                 | 0.98                  | 1.00                  |
| 1.2                  | 0.82                                        | 0.83                  | 0.84                | 0.85                 | 0.87                 | 0.87                 | 0.88                  | 0.90                  |
| 1.26                 | 0.75                                        | 0.75                  | 0.77                | 0.77                 | 0.79                 | 0.80                 | 0.81                  | 0.75                  |

## 8.5 Detailed I/O Characteristics

**Table 18 • Input Capacitance**

| Symbol | Definition        | Min | Max | Units |
|--------|-------------------|-----|-----|-------|
| CIN    | Input Capacitance | –   | 10  | pF    |

**Table 19 • I/O Weak Pull-Up/Pull-Down Resistance Values for DDRIO, MSIO, and MSIOD Banks**  
Minimum and Maximum Weak Pull-Up/Pull-Down Resistance Values at VOH/VOL Level

| VDDI Domain                                                  | DDRIO I/O Bank                            |       |                                             |       | MSIO I/O Bank                             |       |                                             |       | MSIOD I/O Bank                            |       |                                             |       |       |
|--------------------------------------------------------------|-------------------------------------------|-------|---------------------------------------------|-------|-------------------------------------------|-------|---------------------------------------------|-------|-------------------------------------------|-------|---------------------------------------------|-------|-------|
|                                                              | R <sub>(WEAK PULL-UP)</sub><br>at VOH (Ω) |       | R <sub>(WEAK PULL-DOWN)</sub><br>at VOL (Ω) |       | R <sub>(WEAK PULL-UP)</sub><br>at VOH (Ω) |       | R <sub>(WEAK PULL-DOWN)</sub><br>at VOL (Ω) |       | R <sub>(WEAK PULL-UP)</sub><br>at VOH (Ω) |       | R <sub>(WEAK PULL-DOWN)</sub><br>at VOL (Ω) |       | Notes |
|                                                              | Min                                       | Max   | Min                                         | Max   | Min                                       | Max   | Min                                         | Max   | Min                                       | Max   | Min                                         | Max   |       |
| 3.3 V                                                        | N/A                                       | N/A   | N/A                                         | N/A   | 9.9K                                      | 14.5K | 9.98K                                       | 14.9K | N/A                                       | N/A   | N/A                                         | N/A   |       |
| 2.5 V                                                        | 10K                                       | 15.1K | 9.98K                                       | 15.3K | 10K                                       | 15K   | 10.1K                                       | 15.6K | 9.6K                                      | 14.1K | 9.5K                                        | 13.9K | 1,2   |
| 1.8 V                                                        | 10.3K                                     | 16.2K | 10.3K                                       | 16.6K | 10.4K                                     | 16.2K | 10.4K                                       | 17.3K | 9.7K                                      | 14.7K | 9.7K                                        | 14.5K | 1,2   |
| 1.5 V                                                        | 10.6K                                     | 17.2K | 10.6K                                       | 17.9K | 10.7K                                     | 17.3K | 10.8K                                       | 18.9K | 9.9K                                      | 15.3K | 9.8K                                        | 15K   | 1,2   |
| 1.2 V                                                        | 11.1K                                     | 19.3K | 11.2K                                       | 20.9K | 11.3K                                     | 19.7K | 11.5K                                       | 22.7K | 10.3K                                     | 16.7K | 10K                                         | 16.2K | 1,2   |
| Notes:                                                       |                                           |       |                                             |       |                                           |       |                                             |       |                                           |       |                                             |       |       |
| 1. R(WEAK PULL-DOWN) = (VOLspec)/I(WEAK PULL-DOWN MAX)       |                                           |       |                                             |       |                                           |       |                                             |       |                                           |       |                                             |       |       |
| 2. R(WEAK PULL-UP) = (VDDImax - VOHspec)/I(WEAK PULL-UP MIN) |                                           |       |                                             |       |                                           |       |                                             |       |                                           |       |                                             |       |       |

**Table 20 • Schmitt Trigger Input Hysteresis**  
Hysteresis Voltage Value for Schmitt Trigger Mode Input Buffers

| Input Buffer Configuration          | Hysteresis Value (Typical, unless otherwise noted) |
|-------------------------------------|----------------------------------------------------|
| 3.3 V LVTTTL / LVCMOS / PCI / PCI-X | $0.05 \times VDDI$ (Worst-case)                    |
| 2.5 V LVCMOS                        | $0.05 \times VDDI$ (Worst-case)                    |
| 1.8 V LVCMOS                        | $0.1 \times VDDI$ (Worst-case)                     |
| 1.5 V LVCMOS                        | 60 mV                                              |
| 1.2 V LVCMOS                        | 20 mV                                              |

## 8.6 Single-Ended I/O Standards

### 8.6.1 Low Voltage Complementary Metal Oxide Semiconductor (LVCMOS)

LVCMOS is a widely used switching standard implemented in CMOS transistors. This standard is defined by JEDEC (JESD 8-5). The LVCMOS standards supported in IGLOO2 FPGAs and SmartFusion2 SoC FPGAs are: LVCMOS12, LVCMOS15, LVCMOS18, LVCMOS25, and LVCMOS33.

**Table 24 • LVTTTL/LVCMOS 3.3 V Transmitter Drive Strength Specifications**  
(Applicable to MSIO Bank\* Only)

| Output Drive Selection                                                                                                                                  | VOH (V) | VOL (V) | IOH (at VOH) mA | IOL (at VOL) mA |
|---------------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|-----------------|-----------------|
| 2 mA                                                                                                                                                    | 2.4     | 0.4     | 2               | 2               |
| 4 mA                                                                                                                                                    | 2.4     | 0.4     | 4               | 4               |
| 8 mA                                                                                                                                                    | 2.4     | 0.4     | 8               | 8               |
| 12 mA                                                                                                                                                   | 2.4     | 0.4     | 12              | 12              |
| 16 mA                                                                                                                                                   | 2.4     | 0.4     | 16              | 16              |
| 20 mA                                                                                                                                                   | 2.4     | 0.4     | 18              | 18              |
| Note: * Software Configurator GUI displays the Commercial/Industrial numeric values. The actual drive capability at temperature is defined in Table 24. |         |         |                 |                 |

#### 8.6.2.2 AC Switching Characteristics

Worst-case Military conditions:  $T_J = 125^{\circ}\text{C}$ , VDD = 1.14 V, VDDI = 3.15 V

##### AC Switching Characteristics for Receiver (Input Buffers)

**Table 25 • LVTTTL/LVCMOS 3.3 V Receiver Characteristics for MSIO I/O Banks (Input Buffers)**

Worst-case Military conditions:  $T_J = 125^{\circ}\text{C}$ , VDD = 1.14 V, VDDI = 3.15 V

|                                         | On-Die Termination (ODT) | Speed Grade -1 |           | Units |
|-----------------------------------------|--------------------------|----------------|-----------|-------|
|                                         |                          | $t_{PY}$       | $t_{PYS}$ |       |
| LVTTTL/LVCMOS 3.3 V (for MSIO I/O Bank) | None                     | 2.416          | 2.443     | ns    |

##### AC Switching Characteristics for Transmitter (Output and Tristate Buffers)

**Table 26 • LVTTTL/LVCMOS 3.3 V Transmitter Characteristics for MSIO I/O Bank (Output and Tristate Buffers)**

Worst-case Military conditions:  $T_J = 125^{\circ}\text{C}$ , VDD = 1.14 V, VDDI = 3.15 V

| Output Drive Selection | Slew Control | Speed Grade -1 |          |          |          |          | Units |
|------------------------|--------------|----------------|----------|----------|----------|----------|-------|
|                        |              | $t_{DP}$       | $t_{ZL}$ | $t_{ZH}$ | $t_{HZ}$ | $t_{LZ}$ |       |
| 2mA                    | slow         | 3.515          | 3.826    | 3.242    | 2.024    | 3.636    | ns    |
| 4mA                    | slow         | 2.565          | 2.948    | 2.774    | 3.339    | 4.896    | ns    |
| 8mA                    | slow         | 2.349          | 2.568    | 2.528    | 5.013    | 5.329    | ns    |
| 12mA                   | slow         | 2.261          | 2.324    | 2.386    | 6.389    | 6.05     | ns    |
| 16mA                   | slow         | 2.274          | 2.287    | 2.369    | 6.671    | 6.256    | ns    |
| 20mA                   | slow         | 2.372          | 2.206    | 2.306    | 6.976    | 6.541    | ns    |

**Table 36 • LVCMOS 1.8 V Transmitter Drive Strength Specifications**

| Output Drive Selection                                                                                                                                                                                                                                                                                                | VOH (V)     | VOL (V) |                 |                 |       |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|---------|-----------------|-----------------|-------|
| DDRIO Bank*                                                                                                                                                                                                                                                                                                           | Min         | Max     | IOH (at VOH) mA | IOL (at VOL) mA | Notes |
| 2 mA                                                                                                                                                                                                                                                                                                                  | VDDI – 0.45 | 0.45    | 2               | 2               | –     |
| 4 mA                                                                                                                                                                                                                                                                                                                  | VDDI – 0.45 | 0.45    | 4               | 4               | –     |
| 6 mA                                                                                                                                                                                                                                                                                                                  | VDDI – 0.45 | 0.45    | 6               | 6               | **    |
| 8 mA                                                                                                                                                                                                                                                                                                                  | VDDI – 0.45 | 0.45    | 6               | 6               | **    |
| 10 mA                                                                                                                                                                                                                                                                                                                 | VDDI – 0.45 | 0.45    | 8               | 8               | –     |
| 12 mA                                                                                                                                                                                                                                                                                                                 | VDDI – 0.45 | 0.45    | 10              | 10              | –     |
| 16 mA                                                                                                                                                                                                                                                                                                                 | VDDI – 0.45 | 0.45    | 12              | 12              | –     |
| Notes:<br>* Software Configurator GUI will display the Commercial/Industrial numeric values. The actual drive capability at temperature is defined by Table 36.<br>** DDRIO has two 6mA drive strength settings. The setting that corresponds to Output Drive Selection value of 8mA has a shorter propagation delay. |             |         |                 |                 |       |

**Table 37 • LVCMOS 1.8 V AC Test Parameters and Driver Impedance Specifications**

| LVCMOS 1.8 V AC Calibrated Impedance Option    |                                                                                  |     |                        |     |       |
|------------------------------------------------|----------------------------------------------------------------------------------|-----|------------------------|-----|-------|
| Symbols                                        | Parameters                                                                       | Min | Typ                    | Max | Units |
| Rodt_cal                                       | Supported output driver calibrated impedance (for DDRIO I/O Bank)                | –   | 75, 60, 50, 33, 25, 20 | –   | Ω     |
| LVCMOS 1.8 V AC Test Parameters Specifications |                                                                                  |     |                        |     |       |
| Vtrip                                          | Measuring/trip point for data path                                               | –   | 0.9                    | –   | V     |
| Rent                                           | Resistance for enable path ( $t_{ZH}$ , $t_{ZL}$ , $t_{HZ}$ , $t_{LZ}$ )         | –   | 2k                     | –   | Ω     |
| Cent                                           | Capacitive loading for enable path ( $t_{ZH}$ , $t_{ZL}$ , $t_{HZ}$ , $t_{LZ}$ ) | –   | 5                      | –   | pF    |
| Cload                                          | Capacitive loading for data path ( $t_{DP}$ )                                    | –   | 5                      | –   | pF    |

### 8.6.4.2 AC Switching Characteristics

#### AC Switching Characteristics for Receiver (Input Buffers)

**Table 38 • LVCMOS 1.8 V AC Switching Characteristics for Receiver (Input Buffers)**

Worst-case Military conditions:  $T_J = 125^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 1.71\text{ V}$

|                                                       | ODT<br>(On Die Termination) | Speed Grade<br>–1 |           | Units |
|-------------------------------------------------------|-----------------------------|-------------------|-----------|-------|
|                                                       |                             | $t_{PY}$          | $t_{PYS}$ |       |
| LVCMOS 1.8 V<br>(for DDRIO I/O Bank with Fixed Codes) | None                        | 2.071             | 2.213     | ns    |
| LVCMOS 1.8 V (for MSIO I/O Bank)                      | None                        | 3.185             | 3.171     | ns    |
|                                                       | 50                          | 3.394             | 3.397     | ns    |
|                                                       | 75                          | 3.322             | 3.316     | ns    |
|                                                       | 150                         | 3.252             | 3.239     | ns    |
| LVCMOS 1.8 V (for MSIOD I/O Bank)                     | None                        | 2.827             | 2.813     | ns    |
|                                                       | 50                          | 3.043             | 3.053     | ns    |
|                                                       | 75                          | 2.968             | 2.963     | ns    |
|                                                       | 150                         | 2.898             | 2.886     | ns    |

#### AC Switching Characteristics for Transmitter (Output and Tristate Buffers)

**Table 39 • LVCMOS 1.8 V AC Switching Characteristics for Transmitter (Output and Tristate Buffers)**

Worst-case Military conditions:  $T_J = 125^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 1.71\text{ V}$

| Output Drive Selection                             | Slew Control | Speed Grade<br>–1 |                 |                 |                 |                 | Units |
|----------------------------------------------------|--------------|-------------------|-----------------|-----------------|-----------------|-----------------|-------|
|                                                    |              | t <sub>DP</sub>   | t <sub>ZL</sub> | t <sub>ZH</sub> | t <sub>HZ</sub> | t <sub>LZ</sub> |       |
| LVCMOS 1.8 V (for DDRIO I/O Bank with Fixed Codes) |              |                   |                 |                 |                 |                 |       |
| 2 mA                                               | slow         | 4.681             | 4.017           | 4.69            | 5.388           | 4.852           | ns    |
|                                                    | medium       | 4.211             | 3.599           | 4.219           | 5.058           | 4.488           | ns    |
|                                                    | medium_fast  | 3.978             | 3.392           | 3.986           | 4.874           | 4.327           | ns    |
|                                                    | fast         | 3.953             | 3.373           | 3.961           | 4.858           | 4.316           | ns    |
| 4 mA                                               | slow         | 4.355             | 3.657           | 4.346           | 5.967           | 5.399           | ns    |
|                                                    | medium       | 3.886             | 3.246           | 3.879           | 5.628           | 5.01            | ns    |
|                                                    | medium_fast  | 3.656             | 3.05            | 3.647           | 5.461           | 4.845           | ns    |
|                                                    | fast         | 3.635             | 3.033           | 3.626           | 5.447           | 4.838           | ns    |
| 6 mA                                               | slow         | 4.105             | 3.422           | 4.092           | 6.221           | 5.599           | ns    |
|                                                    | medium       | 3.68              | 3.05            | 3.668           | 5.9             | 5.257           | ns    |
|                                                    | medium_fast  | 3.477             | 2.867           | 3.463           | 5.739           | 5.118           | ns    |
|                                                    | fast         | 3.451             | 2.849           | 3.437           | 5.72            | 5.104           | ns    |
| 8 mA                                               | slow         | 4.015             | 3.32            | 3.998           | 6.458           | 5.808           | ns    |
|                                                    | medium       | 3.59              | 2.947           | 3.574           | 6.129           | 5.449           | ns    |
|                                                    | medium_fast  | 3.383             | 2.761           | 3.366           | 5.963           | 5.304           | ns    |
|                                                    | fast         | 3.357             | 2.746           | 3.34            | 5.954           | 5.289           | ns    |
| 10 mA                                              | slow         | 3.888             | 3.18            | 3.864           | 6.739           | 6.045           | ns    |
|                                                    | medium       | 3.485             | 2.822           | 3.467           | 6.422           | 5.7             | ns    |
|                                                    | medium_fast  | 3.281             | 2.642           | 3.26            | 6.277           | 5.553           | ns    |
|                                                    | fast         | 3.258             | 2.627           | 3.238           | 6.27            | 5.546           | ns    |

**Table 39 • LVCMOS 1.8 V AC Switching Characteristics for Transmitter (Output and Tristate Buffers)**  
Worst-case Military conditions:  $T_J = 125^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 1.71\text{ V}$  (continued)

| Output Drive Selection                   | Slew Control | Speed Grade<br>–1 |          |          |          |          | Units |
|------------------------------------------|--------------|-------------------|----------|----------|----------|----------|-------|
|                                          |              | $t_{DP}$          | $t_{ZL}$ | $t_{ZH}$ | $t_{HZ}$ | $t_{LZ}$ |       |
| 12 mA                                    | slow         | 3.795             | 3.096    | 3.773    | 6.773    | 6.067    | ns    |
|                                          | medium       | 3.408             | 2.764    | 3.389    | 6.47     | 5.743    | ns    |
|                                          | medium_fast  | 3.215             | 2.599    | 3.194    | 6.346    | 5.61     | ns    |
|                                          | fast         | 3.196             | 2.584    | 3.175    | 6.335    | 5.604    | ns    |
| 16 mA                                    | slow         | 3.744             | 3.035    | 3.719    | 6.944    | 6.207    | ns    |
|                                          | medium       | 3.358             | 2.712    | 3.339    | 6.657    | 5.868    | ns    |
|                                          | medium_fast  | 3.175             | 2.546    | 3.153    | 6.547    | 5.751    | ns    |
|                                          | fast         | 3.156             | 2.531    | 3.133    | 6.541    | 5.747    | ns    |
| <b>LVCMOS 1.8 V (for MSIO I/O Bank)</b>  |              |                   |          |          |          |          |       |
| 2 mA                                     | slow         | 3.957             | 4.784    | 5.023    | 5.643    | 5.866    | ns    |
| 4 mA                                     | slow         | 3.668             | 4.162    | 4.485    | 6.543    | 6.382    | ns    |
| 6 mA                                     | slow         | 3.586             | 3.994    | 4.358    | 7.622    | 6.941    | ns    |
| 8 mA                                     | slow         | 3.616             | 3.782    | 4.162    | 7.988    | 7.161    | ns    |
| 10 mA                                    | slow         | 3.662             | 3.732    | 4.121    | 8.396    | 7.423    | ns    |
| 12 mA                                    | slow         | 3.75              | 3.615    | 4.006    | 8.576    | 7.543    | ns    |
| <b>LVCMOS 1.8 V (for MSIOD I/O Bank)</b> |              |                   |          |          |          |          |       |
| 2 mA                                     | slow         | 3.048             | 3.692    | 3.898    | 5.818    | 5.609    | ns    |
| 4 mA                                     | slow         | 2.5               | 3.088    | 3.288    | 6.421    | 6.121    | ns    |
| 6 mA                                     | slow         | 2.225             | 2.747    | 2.937    | 7.18     | 6.753    | ns    |
| 8 mA                                     | slow         | 2.233             | 2.72     | 2.904    | 7.49     | 6.992    | ns    |
| 10 mA                                    | slow         | 2.263             | 2.577    | 2.759    | 7.851    | 7.253    | ns    |

### 8.6.5 1.5 V LVCMOS

LVCMOS 1.5 is a general standard for 1.5 V applications and is supported in IGLOO2 FPGAs and SmartFusion2 SoC FPGAs in compliance to the JEDEC specification JESD8-11A.

#### 8.6.5.1 Minimum and Maximum AC/DC Input and Output Levels Specification

**Table 40 • LVCMOS 1.5 V Minimum and Maximum DC Input and Output Levels**

| Symbols                                                 | Parameters                                          | Min                   | Typ | Max                   | Units         |
|---------------------------------------------------------|-----------------------------------------------------|-----------------------|-----|-----------------------|---------------|
| <b>LVCMOS 1.5 V Recommended DC Operating Conditions</b> |                                                     |                       |     |                       |               |
| VDDI                                                    | Supply voltage                                      | 1.425                 | 1.5 | 1.575                 | V             |
| <b>LVCMOS 1.5 V DC Input Voltage Specification</b>      |                                                     |                       |     |                       |               |
| VIH (DC)                                                | DC input logic High for (MSIOD and DDRIO I/O banks) | $0.65 \times V_{DDI}$ | –   | 1.575                 | V             |
| VIH (DC)                                                | DC input logic High (for MSIO I/O Bank)             | $0.65 \times V_{DDI}$ | –   | 2.75                  | V             |
| VIL (DC)                                                | DC input logic Low                                  | –0.3                  | –   | $0.35 \times V_{DDI}$ | V             |
| IIH (DC)                                                | Input current High                                  | –                     | –   | 10                    | $\mu\text{A}$ |
| IIL (DC)                                                | Input current Low                                   | –                     | –   | 10                    | $\mu\text{A}$ |
| <b>LVCMOS 1.5 V DC Output Voltage Specification</b>     |                                                     |                       |     |                       |               |
| VOH                                                     | DC output logic High                                | $V_{DDI} \times 0.75$ | –   | –                     | V             |
| VOL                                                     | DC output logic Low                                 | –                     | –   | $V_{DDI} \times 0.25$ | V             |

**Table 41 • LVCMOS 1.5 V Maximum AC Switching Speeds**

| Symbols                                        | Parameters                             | Conditions                                 | Min | Typ | Max | Units |
|------------------------------------------------|----------------------------------------|--------------------------------------------|-----|-----|-----|-------|
| <b>LVCMOS 1.5 V Maximum AC Switching Speed</b> |                                        |                                            |     |     |     |       |
| Dmax                                           | Maximum data rate (for DDRIO I/O Bank) | AC loading: 17 pF load, maximum drive/slew | –   | –   | 210 | Mbps  |
| Dmax                                           | Maximum data rate (for MSIO I/O Bank)  | AC loading: 17 pF load, maximum drive/slew | –   | –   | 140 | Mbps  |
| Dmax                                           | Maximum data rate (for MSIOD I/O Bank) | AC loading: 17 pF load, maximum drive/slew | –   | –   | 190 | Mbps  |

**Table 42 • LVCMOS 1.5 V AC Test Parameters and Driver Impedance Specifications**

| Symbols                                               | Parameters                                                                       | Conditions | Min | Typ            | Max | Units |
|-------------------------------------------------------|----------------------------------------------------------------------------------|------------|-----|----------------|-----|-------|
| <b>LVCMOS 1.5 V AC Calibrated Impedance Option</b>    |                                                                                  |            |     |                |     |       |
| Rodt_cal                                              | Supported output driver calibrated impedance (for DDRIO I/O Bank)                |            | –   | 75, 60, 50, 40 | –   | Ω     |
| <b>LVCMOS 1.5 V AC Test Parameters Specifications</b> |                                                                                  |            |     |                |     |       |
| Vtrip                                                 | Measuring/trip point for data path                                               |            | –   | 0.75           | –   | V     |
| Rent                                                  | Resistance for enable path ( $t_{ZH}$ , $t_{ZL}$ , $t_{HZ}$ , $t_{LZ}$ )         |            | –   | 2k             | –   | Ω     |
| Cent                                                  | Capacitive loading for enable path ( $t_{ZH}$ , $t_{ZL}$ , $t_{HZ}$ , $t_{LZ}$ ) |            | –   | 5              | –   | pF    |
| Cload                                                 | Capacitive loading for data path ( $t_{DP}$ )                                    |            | –   | 5              | –   | pF    |

**Table 43 • LVCMOS 1.5 V Transmitter Drive Strength Specifications**

| Output Drive Selection |                |                                     | VOH (V)     | VOL (V)     | IOH (at VOH)<br>mA | IOL (at VOL)<br>mA |
|------------------------|----------------|-------------------------------------|-------------|-------------|--------------------|--------------------|
| MSIO I/O Bank          | MSIOD I/O Bank | DDRIO I/O Bank<br>(with Fixed Code) | Min         | Max         |                    |                    |
| 2 mA                   | 2 mA           | 2 mA                                | VDDI × 0.75 | VDDI × 0.25 | 2                  | 2                  |
| 4 mA                   | 4 mA           | 4 mA                                | VDDI × 0.75 | VDDI × 0.25 | 4                  | 4                  |
| 6 mA                   | 6 mA           | 6 mA                                | VDDI × 0.75 | VDDI × 0.25 | 6                  | 6                  |
| 8 mA                   | N/A            | 8 mA                                | VDDI × 0.75 | VDDI × 0.25 | 8                  | 8                  |
| N/A                    | N/A            | 10 mA                               | VDDI × 0.75 | VDDI × 0.25 | 10                 | 10                 |
| N/A                    | N/A            | 12 mA                               | VDDI × 0.75 | VDDI × 0.25 | 12                 | 12                 |

### 8.6.5.2. AC Switching Characteristics

#### AC Switching Characteristics for Receiver (Input Buffers)

**Table 44 • LVCMOS 1.5 V AC Switching Characteristics for Receiver (Input Buffers)**

Worst-Case Military Conditions:  $T_J=125^{\circ}\text{C}$ ,  $V_{DD}=1.14\text{ V}$ ,  $V_{DDI}=1.425\text{ V}$

|                                                    | ODT (On Die Termination) | Speed Grade<br>-1 |           | Units |
|----------------------------------------------------|--------------------------|-------------------|-----------|-------|
|                                                    |                          | $t_{PV}$          | $t_{PVS}$ |       |
| LVCMOS 1.5 V (for DDRIO I/O Bank with Fixed Codes) | none                     | 2.19              | 2.216     | ns    |
| LVCMOS 1.5 V (for MSIO I/O Bank)                   | none                     | 3.679             | 3.652     | ns    |
|                                                    | 50                       | 4.151             | 4.126     | ns    |
|                                                    | 75                       | 3.984             | 3.953     | ns    |
|                                                    | 150                      | 3.823             | 3.791     | ns    |
| LVCMOS 1.5 V (for MSIOD I/O Bank)                  | none                     | 3.262             | 3.229     | ns    |
|                                                    | 50                       | 3.76              | 3.739     | ns    |
|                                                    | 75                       | 3.555             | 3.52      | ns    |
|                                                    | 150                      | 3.395             | 3.359     | ns    |

#### AC Switching Characteristics for Transmitter (Output and Tristate Buffers)

**Table 45 • LVCMOS 1.5 V AC Switching Characteristics for Transmitter (Output and Tristate Buffers)**

Worst-Case Military Conditions:  $T_J=125^{\circ}\text{C}$ ,  $V_{DD}=1.14\text{ V}$ ,  $V_{DDI}=1.425\text{ V}$

| Output Drive Selection                             | Slew Control | Speed Grade<br>-1 |                 |                 |                 |                 | Units |
|----------------------------------------------------|--------------|-------------------|-----------------|-----------------|-----------------|-----------------|-------|
|                                                    |              | t <sub>DP</sub>   | t <sub>ZL</sub> | t <sub>ZH</sub> | t <sub>HZ</sub> | t <sub>LZ</sub> |       |
| LVCMOS 1.5 V (for DDRIO I/O Bank with Fixed Codes) |              |                   |                 |                 |                 |                 |       |
| 2 mA                                               | slow         | 5.712             | 4.796           | 5.735           | 5.814           | 5.138           | ns    |
|                                                    | medium       | 5.094             | 4.274           | 5.114           | 5.484           | 4.779           | ns    |
|                                                    | medium_fast  | 4.793             | 4.013           | 4.81            | 5.288           | 4.625           | ns    |
|                                                    | fast         | 4.762             | 3.98            | 4.78            | 5.261           | 4.615           | ns    |
| 4 mA                                               | slow         | 4.966             | 4.133           | 4.956           | 6.763           | 6.05            | ns    |
|                                                    | medium       | 4.412             | 3.62            | 4.401           | 6.433           | 5.664           | ns    |
|                                                    | medium_fast  | 4.145             | 3.358           | 4.131           | 6.249           | 5.507           | ns    |
|                                                    | fast         | 4.116             | 3.338           | 4.103           | 6.238           | 5.498           | ns    |
| 6 mA                                               | slow         | 4.744             | 3.869           | 4.728           | 7.173           | 6.383           | ns    |
|                                                    | medium       | 4.212             | 3.382           | 4.195           | 6.837           | 6.004           | ns    |
|                                                    | medium_fast  | 3.951             | 3.135           | 3.93            | 6.668           | 5.861           | ns    |
|                                                    | fast         | 3.919             | 3.11            | 3.899           | 6.644           | 5.845           | ns    |

### 8.7.3.2 AC Switching Characteristics

#### AC Switching Characteristics for Receiver (Input Buffers)

**Table 62 • DDR1/SSTL2 AC Switching Characteristics for Receiver (Input Buffers)**

Worst-Case Military Conditions:  $T_J = 125^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 2.375\text{ V}$

|                        | ODT (On Die Termination) | Speed Grade<br>-1 | Units |
|------------------------|--------------------------|-------------------|-------|
|                        |                          | t <sub>PY</sub>   |       |
| SSTL2 (DDRIO I/O Bank) |                          |                   |       |
| Pseudo-Differential    | None                     | 1.613             | ns    |
| True-Differential      | None                     | 1.647             | ns    |
| SSTL2 (MSIO I/O Bank)  |                          |                   |       |
| Pseudo-Differential    | None                     | 3.083             | ns    |
| True-Differential      | None                     | 3.028             | ns    |
| SSTL2 (MSIOD I/O Bank) |                          |                   |       |
| Pseudo-Differential    | None                     | 2.721             | ns    |
| True-Differential      | None                     | 2.71              | ns    |

**Table 63 • DDR1/SSTL2 AC Switching Characteristics for Transmitter (Output and Tristate Buffers)**


Worst-Case Military Conditions:  $T_J = 125^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 2.375\text{ V}$

|                | Speed Grade<br>-1 |                 |                 |                 |                 | Units |
|----------------|-------------------|-----------------|-----------------|-----------------|-----------------|-------|
|                | t <sub>DP</sub>   | t <sub>ZL</sub> | t <sub>ZH</sub> | t <sub>HZ</sub> | t <sub>LZ</sub> |       |
| SSTL2 Class I  |                   |                 |                 |                 |                 |       |
| DDRIO I/O Bank |                   |                 |                 |                 |                 |       |
| Single Ended   | 2.457             | 2.145           | 2.137           | 2.302           | 2.293           | ns    |
| Differential   | 2.454             | 2.38            | 2.375           | 2.589           | 2.584           | ns    |
| MSIO I/O Bank  |                   |                 |                 |                 |                 |       |
| Single Ended   | 2.283             | 2.255           | 2.243           | 2.286           | 2.273           | ns    |
| Differential   | 2.434             | 2.702           | 2.691           | 2.39            | 2.381           | ns    |
| MSIOD I/O Bank |                   |                 |                 |                 |                 |       |
| Single Ended   | 1.646             | 1.59            | 1.589           | 1.82            | 1.818           | ns    |
| Differential   | 1.774             | 1.93            | 1.926           | 2.012           | 2.007           | ns    |
| SSTL2 Class II |                   |                 |                 |                 |                 |       |
| DDRIO I/O Bank |                   |                 |                 |                 |                 |       |
| Single Ended   | 2.317             | 2.06            | 2.053           | 2.229           | 2.221           | ns    |
| Differential   | 2.32              | 2.213           | 2.21            | 2.57            | 2.565           | ns    |

## 9. Logic Element Specifications

### 9.1 4-input LUT (LUT-4)

The IGLOO2 and SmartFusion2 SoC FPGAs offer a fully permutable 4-input LUT. In this section, timing characteristics are presented for a sample of the library. For more details, refer to the *SmartFusion2 and IGLOO2 Macro Library Guide*.



**Figure 13 • LUT-4**

Timing Characteristics

**Table 112 • Combinatorial Cell Propagation Delays**

Worst-Case Military Conditions:  $T_J = 125^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$

| Combinatorial Cell | Equation                        | Parameter | Speed Grade -1 | Units |
|--------------------|---------------------------------|-----------|----------------|-------|
| INV                | $Y = !A$                        | $t_{PD}$  | 0.106          | ns    |
| AND2               | $Y = A \cdot B$                 | $t_{PD}$  | 0.17           | ns    |
| NAND2              | $Y = !(A \cdot B)$              | $t_{PD}$  | 0.157          | ns    |
| OR2                | $Y = A + B$                     | $t_{PD}$  | 0.17           | ns    |
| NOR2               | $Y = !(A + B)$                  | $t_{PD}$  | 0.157          | ns    |
| XOR2               | $Y = A \oplus B$                | $t_{PD}$  | 0.17           | ns    |
| XOR3               | $Y = A \oplus B \oplus C$       | $t_{PD}$  | 0.236          | ns    |
| AND3               | $Y = A \cdot B \cdot C$         | $t_{PD}$  | 0.217          | ns    |
| AND4               | $Y = A \cdot B \cdot C \cdot D$ | $t_{PD}$  | 0.384          | ns    |

**Table 124 • RAM1K18 – Two-Port Mode for Depth × Width Configuration 512x36**  
Worst-Case Military Conditions: T<sub>J</sub> = 125°C, VDD = 1.14 V

| Parameter              | Description                                                               | Speed Grade<br>–1 |       | Units |
|------------------------|---------------------------------------------------------------------------|-------------------|-------|-------|
|                        |                                                                           | Min               | Max   |       |
| t <sub>cy</sub>        | Clock Period                                                              | 3.333             | –     | ns    |
| t <sub>clkmpwh</sub>   | Clock Minimum Pulse Width High                                            | 1.5               | –     | ns    |
| t <sub>clkmpwl</sub>   | Clock Minimum pulse Width Low                                             | 1.5               | –     | ns    |
| t <sub>plcy</sub>      | Pipelined Clock Period                                                    | 3.333             | –     | ns    |
| t <sub>plclkmpwh</sub> | Pipelined Clock Minimum Pulse Width High                                  | 1.5               | –     | ns    |
| t <sub>plclkmpwl</sub> | Pipelined Clock Minimum pulse Width Low                                   | 1.5               | –     | ns    |
| t <sub>clk2q</sub>     | Read Access Time with Pipeline Register                                   | –                 | 0.346 | ns    |
|                        | Read Access Time without Pipeline Register                                | –                 | 2.322 | ns    |
| t <sub>addrsu</sub>    | Address Setup Time                                                        | 0.323             | –     | ns    |
| t <sub>addrhd</sub>    | Address Hold Time                                                         | 0.282             | –     | ns    |
| t <sub>dsu</sub>       | Data Setup Time                                                           | 0.348             | –     | ns    |
| t <sub>dhd</sub>       | Data Hold Time                                                            | 0.114             | –     | ns    |
| t <sub>blksu</sub>     | Block Select Setup Time                                                   | 0.214             | –     | ns    |
| t <sub>blkhd</sub>     | Block Select Hold Time                                                    | 0.208             | –     | ns    |
| t <sub>blk2q</sub>     | Block Select to Out Disable Time (when Pipe-Lined Registered is Disabled) | –                 | 2.322 | ns    |
| t <sub>blkmpw</sub>    | Block Select Minimum Pulse Width                                          | 0.218             | –     | ns    |
| t <sub>rdesu</sub>     | Read Enable Setup Time                                                    | 0.463             | –     | ns    |
| t <sub>rdehd</sub>     | Read Enable Hold Time                                                     | 0.173             | –     | ns    |
| t <sub>rdplesu</sub>   | Pipelined Read Enable Setup Time (A_DOUT_EN, B_DOUT_EN)                   | 0.256             | –     | ns    |
| t <sub>rdplehd</sub>   | Pipelined Read Enable Hold Time (A_DOUT_EN, B_DOUT_EN)                    | 0.106             | –     | ns    |
| t <sub>r2q</sub>       | Asynchronous Reset to Output Propagation Delay                            | –                 | 1.561 | ns    |
| t <sub>rstrem</sub>    | Asynchronous Reset Removal Time                                           | 0.522             | –     | ns    |
| t <sub>rstrec</sub>    | Asynchronous Reset Recovery Time                                          | 0.005             | –     | ns    |
| t <sub>rstmpw</sub>    | Asynchronous Reset Minimum Pulse Width                                    | 0.352             | –     | ns    |
| t <sub>plrstrem</sub>  | Pipelined Register Asynchronous Reset Removal Time                        | -0.288            | –     | ns    |
| t <sub>plrstrec</sub>  | Pipelined Register Asynchronous Reset Recovery Time                       | 0.338             | –     | ns    |
| t <sub>plrstmpw</sub>  | Pipelined Register Asynchronous Reset Minimum Pulse Width                 | 0.33              | –     | ns    |
| t <sub>srtsu</sub>     | Synchronous Reset Setup Time                                              | 0.233             | –     | ns    |
| t <sub>srsthd</sub>    | Synchronous Reset Hold Time                                               | 0.037             | –     | ns    |
| t <sub>wesu</sub>      | Write Enable Setup Time                                                   | 0.402             | –     | ns    |

**Table 140 • IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Jitter Specifications**  
Worst-Case Military Conditions:  $T_J = 125^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$

| Parameter                                                             | Conditions/Package Combinations |                               |          |          |           | Units | Notes |
|-----------------------------------------------------------------------|---------------------------------|-------------------------------|----------|----------|-----------|-------|-------|
| CCC Output Peak-to-Peak Period Jitter fOUT_CCC                        |                                 |                               |          |          |           |       |       |
| 010, 050 FG484 Packages                                               | SSO = 0                         | 0 < SSO <= 2                  | SSO <= 4 | SSO <= 8 | SSO <= 16 | –     | *     |
| 20 MHz to 100 MHz                                                     | Max(110, ± 1% x (1/fOUT_CCC))   | Max(150, ± 1% x (1/fOUT_CCC)) |          |          |           | ps    | –     |
| 100 MHz to 400 MHz                                                    | 120                             | 150                           |          |          | 170       | ps    | –     |
| 025 FG484 Package                                                     | 0 < SSO <=16                    |                               |          |          |           |       | *     |
| 20 MHz to 74 MHz                                                      | ± 1% x (1/fOUT_CCC)             |                               |          |          |           | ps    | –     |
| 74 MHz to 400 MHz                                                     | 210                             |                               |          |          |           | ps    | –     |
| 090 FG484 and 150 FC1152 Packages                                     | 0 < SSO <=16                    |                               |          |          |           |       | *     |
| 20 MHz to 100 MHz                                                     | ± 1% x (1/fOUT_CCC)             |                               |          |          |           | ps    | –     |
| 100 MHz to 400 MHz                                                    | 150                             |                               |          |          |           | ps    | –     |
| Note: *SSO Data is based on LVCMOS 2.5 V MSIO and/or MSIOD Bank I/Os. |                                 |                               |          |          |           |       |       |

## 16. JTAG

**Table 141 • JTAG 1532**  
Worst-Case Military Conditions:  $T_J = 125^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$

| Parameter | Description                 | -1 Speed Grade |       |       |       |       | Units |
|-----------|-----------------------------|----------------|-------|-------|-------|-------|-------|
|           |                             | 010            | 025   | 050   | 090   | 150   |       |
| tTCK2Q    | Clock to Q (data out)       | 7.91           | 7.95  | 8.15  | 9.21  | 8.85  | ns    |
| tRSTB2Q   | Reset to Q (data out)       | 6.54           | 6.27  | 7.54  | 7.94  | 8.99  | ns    |
| tDISU     | Test Data Input Setup Time  | -0.70          | -0.70 | -0.31 | -1.33 | -1.02 | ns    |
| tDIHD     | Test Data Input Hold Time   | 2.38           | 2.47  | 2.13  | 2.71  | 2.59  | ns    |
| tTMSSU    | Test Mode Select Setup Time | -0.86          | -1.13 | 0.26  | -1.03 | -0.56 | ns    |
| tTMDHD    | Test Mode Select Hold Time  | 1.48           | 1.98  | 0.21  | 1.69  | 1.05  | ns    |
| tTRSTREM  | ResetB Removal Time         | -1.1           | -1.38 | -0.49 | -0.8  | -1.07 | ns    |
| tTRSTREC  | ResetB Recovery Time        | -1.1           | -1.38 | -0.47 | -0.8  | -1.07 | ns    |
| FTCKMAX   | TCK Maximum frequency       | 25             | 25    | 25    | 25    | 25    | MHz   |

**Table 149 • Flash\*Freeze Entry and Exit Times (continued)**

Military Worst-Case conditions:  $T_J = 125^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ 

|          |                                                |                                                                                  |     |               |     |
|----------|------------------------------------------------|----------------------------------------------------------------------------------|-----|---------------|-----|
| TFF_EXIT | Exit Time with respect to MSS PLL Lock         | eNVM and MSS/HPMS PLL = ON during F*F                                            | 100 | $\mu\text{s}$ | 1   |
|          |                                                | eNVM=ON and MSS/HPMS PLL =OFF during F*F and MSS/HPMS PLL turned back on at exit | 136 | $\mu\text{s}$ | 1   |
|          |                                                | eNVM and MSS PLL=OFF during F*F and both are turned back on at exit              | 200 | $\mu\text{s}$ | 1   |
|          |                                                | eNVM=OFF and MSS PLL = ON during F*F and eNVM turned back on at exit             | 200 | $\mu\text{s}$ | 1   |
|          | Exit Time with respect to Fabric PLL Lock      | eNVM and MSS/HPMS PLL = ON during F*F                                            | 1.5 | ms            | 1,2 |
|          |                                                | eNVM and MSS PLL=OFF during F*F and both are turned back on at exit              | 1.5 | ms            | 1,2 |
|          | Exit Time with respect to Fabric buffer output | eNVM and MSS/HPMS PLL = ON during F*F                                            | 21  | $\mu\text{s}$ | 1,2 |
|          |                                                | eNVM and MSS PLL=OFF during F*F and both are turned back on at exit              | 65  | $\mu\text{s}$ | 1   |

Notes:

1. F\*F entry and exit times were measured with  $F_{CLK} = 100\text{ MHz}$
2. PLL Lock Delay set to 1024 cycles (default)

## 21. DDR Memory Interface Characteristics

**Table 150 • DDR Memory Interface Characteristics**  
Worst-Case Military Conditions:  $T_J = 125^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$

| Standard | Supported Data Rate |     |     | Unit |
|----------|---------------------|-----|-----|------|
|          | Min                 | Typ | Max |      |
| DDR3     | 667                 |     |     | Mbps |
| DDR2     | 667                 |     |     | Mbps |
| LPDDR    | 50                  | –   | 400 | Mbps |

## 22. SFP Transceiver Characteristics

IGLOO2 and SmartFusion2 SERDES complies with small form-factor pluggable (SFP) requirements as specified in SFP INF-80741. Table 151 provides the electrical characteristics.

**Table 151 • SFP Transceiver Electrical Characteristics**

**Worst-Case Military Conditions:**  $T_J = 125^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$

| Pin                                                                                                                                                                                                                                 | Direction | Differential Peak-Peak Voltage |     |      | Unit | Note |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------|--------------------------------|-----|------|------|------|
|                                                                                                                                                                                                                                     |           | Min                            | Typ | Max  |      |      |
| RD+/-                                                                                                                                                                                                                               | Output    | 1600                           | –   | 2400 | mV   | 1    |
| TD+/-                                                                                                                                                                                                                               | Input     | 350                            | –   | 2400 | mV   | 2    |
| Notes:<br>1. Based on default SERDES transmitter settings for PCIe Gen1. Lower amplitudes are available through programming changes to TX_AMP setting.<br>2. Based on Input Voltage Common-Mode (VICM) = 0 V. Requires AC Coupling. |           |                                |     |      |      |      |



**Microsemi Corporate Headquarters**  
One Enterprise, Aliso Viejo,  
CA 92656 USA

**Within the USA:** +1 (800) 713-4113  
**Outside the USA:** +1 (949) 380-6100  
**Sales:** +1 (949) 380-6136  
**Fax:** +1 (949) 215-4996

**E-mail:** [sales.support@microsemi.com](mailto:sales.support@microsemi.com)

© 2015 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense & security, aerospace and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif., and has approximately 3,600 employees globally. Learn more at [www.microsemi.com](http://www.microsemi.com).

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.