




Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	86184
Total RAM Bits	2648064
Number of I/O	267
Number of Gates	-
Voltage - Supply	1.14V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TJ)
Package / Case	484-BGA
Supplier Device Package	484-FPBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/m2gl090ts-1fgg484m

8.9. I/O Register Specifications	66
8.9.1 Input Register	66
8.9.2 Output/Enable Register	68
8.10. DDR Module Specification	70
8.10.1 Input DDR Module	70
8.10.2 Input DDR Timing Diagram	71
8.10.3 Timing Characteristics	72
8.10.4 Output DDR Module	73
8.10.5 Timing Characteristics	75
9. Logic Element Specifications	76
9.1. 4-input LUT (LUT-4)	76
9.2. Sequential Module	77
9.2.1 Timing Characteristics	78
10. Global Resource Characteristics	78
11. FPGA Fabric SRAM	80
11.1. FPGA Fabric Large SRAM (LSRAM)	80
11.2. FPGA Fabric Micro SRAM (uSRAM)	87
12. Embedded NVM (eNVM) Characteristics	97
13. Crystal Oscillator	98
14. On-Chip Oscillator	99
15. Clock Conditioning Circuits (CCC)	100
16. JTAG	101
17. DEVRST_N Characteristics	102
18. System Controller SPI Characteristics	103
19. Mathblock Timing Characteristics	104
20. Flash*Freeze Timing Characteristics	105
21. DDR Memory Interface Characteristics	107
22. SFP Transceiver Characteristics	108
23. PCIe Electrical and Timing AC and DC Characteristics	109
24. SmartFusion2 Specifications	110
24.1. MSS Clock Frequency	110
24.2. SmartFusion2 Inter-Integrated Circuit (I ² C) Characteristics	110
24.3. Serial Peripheral Interface (SPI) Characteristics	113
25. CAN Controller Characteristics	116
26. USB Characteristics	117
27. IGLOO2 Specifications	118
27.1. HPMS Clock Frequency	118
27.2. IGLOO2 Serial Peripheral Interface (SPI) Characteristics	118
28. List of Changes	121
29. Datasheet Categories	122
29.1. Categories	122
29.2. Product Brief	122
29.3. Advance	122
29.4. Preliminary	122
29.5. Production	122

4.3.2 Theta-JA

Junction-to-ambient thermal resistance (θ_{JA}) is determined under standard conditions specified by JEDEC (JESD-51), but it has little relevance in actual performance of the product. It must be used with caution, but it is useful for comparing the thermal performance of one package to another.

The maximum power dissipation allowed is calculated using EQ 4.

$$\text{Maximum Power Allowed} = \frac{T_{J(\text{MAX})} - T_{A(\text{MAX})}}{\theta_{JA}}$$

EQ 4

The absolute maximum junction temperature is 100°C. EQ 5 shows a sample calculation of the absolute maximum power dissipation allowed for the M2GL050-FG484 package at Military temperature and in still air, where:

$$\begin{aligned}\theta_{JA} &= 15.29^{\circ}\text{C/W (taken from Table 7 on page 15)} \\ T_A &= 85^{\circ}\text{C}\end{aligned}$$

$$\text{Maximum Power Allowed} = \frac{100^{\circ}\text{C} - 85^{\circ}\text{C}}{15.29^{\circ}\text{C/W}} = 0.981 \text{ W}$$

EQ 5

The power consumption of a device can be calculated using the Microsemi SoC Products Group power calculator. The device's power consumption must be lower than the calculated maximum power dissipation by the package.

If the power consumption is higher than the device's maximum allowable power dissipation, a heat sink can be attached on top of the case, or the airflow inside the system must be increased.

4.3.3 Theta-JB

Junction-to-board thermal resistance (θ_{JB}) measures the ability of the package to dissipate heat from the surface of the chip to the PCB. As defined by the JEDEC (JESD-51) standard, the thermal resistance from junction to board uses an isothermal ring cold plate zone concept. The ring cold plate is simply a means to generate an isothermal boundary condition at the perimeter. The cold plate is mounted on a JEDEC standard board with a minimum distance of 5.0 mm away from the package edge.

4.3.4 Theta-JC

Junction-to-case thermal resistance (θ_{JC}) measures the ability of a device to dissipate heat from the surface of the chip to the top or bottom surface of the package. It is applicable for packages used with external heat sinks. Constant temperature is applied to the surface in consideration and acts as a boundary condition.

This only applies to situations where all or nearly all of the heat is dissipated through the surface in consideration.

Table 10 • SmartFusion2 and IGLOO2 Quiescent Supply Current – Worst-Case Process

Parameter	Modes	Conditions	010	025	050	090	150	Units
			VDD=1.26 V	VDD=1.26 V	VDD=1.26 V	VDD=1.26 V	VDD=1.26 V	
IDC1	Non-Flash*Freeze	Military (T _J = 125°C)	151.5	227.4	358.9	443.1	660.4	mA
IDC2	Flash*Freeze	Military (T _J = 125°C)	127.2	144.2	174.6	195.0	236.3	mA

5.2 Programming Currents

The tables below represent programming, verify and Inrush currents for SmartFusion2 SoC and IGLOO2 FPGA devices.

Table 11 • Currents During Program Cycle, 0°C ≤ T_J ≤ 85°C, Typical Process

Power Supplies	Voltage (V)	010	025	050	090	150	Units	Notes
VDD	1.26	53	55	58	42	52	mA	—
VPP	3.46	11	6	10	12	12	mA	—
VPPNVM	3.46	2	2	3	3	—	mA	*
VDDI	2.62	16	17	1	12	81	mA	**
	3.46	31	36	1	17	84	mA	**
Number of banks		8	8	10	9	19	—	—
Notes: * VPP and VPPNVM are internally shorted. ** The current for 050 represents JTAG I/O Bank only.								

Table 12 • Currents During Verify Cycle, 0°C ≤ T_J ≤ 85°C, Typical Process

Power Supplies	Voltage (V)	010	025	050	090	150	Units	Notes
VDD	1.26	53	55	58	41	51	mA	—
VPP	3.46	5	3	15	11	12	mA	—
VPPNVM	3.46	0	0	1	1	—	mA	*
VDDI	2.62	16	17	1	11	81	mA	**
	3.46	32	36	1	17	84	mA	**
Number of banks		8	8	10	9	19	—	—
Notes: * VPP and VPPNVM are internally shorted. ** The current for 050 represents JTAG I/O Bank only.								

Table 13 • Inrush Currents at Power up, -55°C ≤ T_J ≤ 125°C, Typical Process

Power Supplies	Voltage (V)	010	025	050	090	150	Units
VDD	1.26	53	78	57	98	140	mA
VPP	3.46	57	50	180	36	51	mA

Table 15 • Timing Model Parameters (continued)

Index	Parameter	Description	Speed Grade -1	Units	Notes
O	t_{DP}	Propagation Delay of SSTL2, Class I Transmitter on the MSIO Bank	2.283	ns	Refer to page 47 for more information
P	t_{DP}	Propagation Delay of LVCMOS 1.5 V Transmitter, Drive strength of 12mA, fast slew on the DDRIO Bank	3.703	ns	Refer to page 38 for more information

8. User I/O Characteristics

There are three types of I/Os supported in the IGLOO2 FPGA and SmartFusion2 SoC FPGA families: MSIO, MSIOD, and DDRIO I/O banks. The I/O standards supported by the different I/O banks is described in the “I/Os” section of the UG0445: IGLOO2 FPGA and SmartFusion2 SoC FPGA Fabric User Guide.

8.1 Input Buffer and AC Loading




Figure 2 • Input Buffer AC Loading

Table 68 • DDR3 SSTL15 DC Voltage Specification (for DDRIO I/O Bank Only) (continued)

Symbols	Parameters	Conditions	Min	Typ	Max	Units
SSTL15 DC Output Voltage Specification						
DDR3/SSTL15 Class I (DDR3 Reduced Drive)						
VOH	DC output logic High		0.8 x VDDI	–	–	V
VOL	DC output logic Low		–	–	0.2 x VDDI	V
IOH at VOH	Output minimum source DC current		6.5	–	–	mA
IOL at VOL	Output minimum sink current		–6.5	–	–	mA
SSTL15 Class II (DDR3 Full Drive)						
VOH	DC output logic High		0.8 × VDDI	–	–	V
VOL	DC output logic Low		–	–	0.2 x VDDI	V
IOH at VOH	Output minimum source DC current		7.6	–	–	mA
IOL at VOL	Output minimum sink current		–7.6	–	–	mA
SSTL15 Differential Voltage Specification						
VID	DC input differential voltage		0.2	–	–	V
Note: *To meet JEDEC Electrical Compliance, use DDR3 Full Drive Transmitter.						

Table 69 • DDR3/SSTL15 AC Specifications

Symbols	Parameters	Conditions	Min	Typ	Max	Units
SSTL15 AC Differential Voltage Specification						
VDIFF	AC input differential voltage		0.3	–	–	V
Vx	AC differential cross point voltage		0.5 × VDDI – 0.150	–	0.5 × VDDI + 0.150	V
SSTL15 Maximum AC Switching Speed (for DDRIO I/O Banks Only)						
Dmax	Maximum data rate	AC loading: per JEDEC specifications	–	–	600	Mbps
SSTL15 AC Calibrated Impedance Option						
Rref	Supported output driver calibrated impedance	Reference resistor = 240 Ω	–	34, 40	–	Ω
RTT	Effective impedance value (ODT)	Reference resistor = 240 Ω	–	20, 30, 40, 60, 120	–	Ω
SSTL15 AC Test Parameters Specifications						
Vtrip	Measuring/trip point for data path		–	0.75	–	V
Rent	Resistance for enable path (t _{ZH} , t _{ZL} , t _{HZ} , t _{LZ})		–	2k	–	Ω
Cent	Capacitive loading for enable path (t _{ZH} , t _{ZL} , t _{HZ} , t _{LZ})		–	5	–	pF
Rtt_test	Reference resistance for data test path for SSTL15 Class I (t _{DP})		–	50	–	Ω
Rtt_test	Reference resistance for data test path for SSTL15 Class II (t _{DP})		–	25	–	Ω
Cload	Capacitive loading for data path (t _{DP})		–	5	–	pF

8.7.5.2 AC Switching Characteristics

AC Switching Characteristics for Receiver (Input Buffers)

Table 70 • DDR3/SSTL15 AC Switching Characteristics for Receiver (Input Buffers)

Worst-Case Military Conditions: $T_J = 125^{\circ}\text{C}$, $V_{DD} = 1.14\text{ V}$, $V_{DDI} = 1.425\text{ V}$

	ODT (On Die Termination)	Speed Grade –1	Units
		t _{py}	
DDR3/SSTL15 (for DDRIO I/O Bank) – Calibration Mode Only			
Pseudo-Differential	None	1.672	ns
True-Differential	None	1.694	ns

AC Switching Characteristics for Transmitter (Output and Tristate Buffers)

Table 71 • DDR3/SSTL15 AC Switching Characteristics for Transmitter (Output and Tristate Buffers)

Worst-Case Military Conditions: $T_J = 125^{\circ}\text{C}$, $V_{DD} = 1.14\text{ V}$, $V_{DDI} = 1.425\text{ V}$

	Speed Grade –1					Units
	t _{DP}	t _{ZL}	t _{ZH}	t _{HZ}	t _{LZ}	
DDR3 Reduced Drive/SSTL15 Class I (for DDRIO I/O Bank)						
Single Ended	2.832	2.766	2.767	2.658	2.659	ns
Differential	2.848	3.401	3.393	3.173	3.166	ns
DDR3 Full Drive/SSTL15 Class II (for DDRIO I/O Bank)						
Single Ended	2.832	2.76	2.759	2.655	2.655	ns
Differential	2.845	3.397	3.387	3.179	3.171	ns

8.7.6 Low Power Double Data Rate (LPDDR)

LPDDR reduced and full drive low power double data rate standards are supported in IGLOO2 FPGA and SmartFusion2 SoC FPGA I/Os. This standard requires a differential amplifier input buffer and a push-pull output buffer. This I/O standard is supported in DDRIO I/O Bank only.

8.7.6.1 Minimum and Maximum AC/DC Input and Output Levels Specification

Table 72 • LPDDR AC/DC Specifications (for DDRIO IO Bank Only)

Symbols	Parameters	Conditions	Min	Typ	Max	Units	Notes
Recommended DC Operating Conditions							
VDDI	Supply voltage		1.71	1.8	1.89	V	–
VTT	Termination voltage		0.838	0.900	0.964	V	–
VREF	Input reference voltage		0.838	0.900	0.964	V	–
LPDDR DC Input Voltage Specification							
VIH (DC)	DC input logic High		$0.7 \times V_{DDI}$	–	1.89	V	–
VIL (DC)	DC input logic Low		–0.3	–	$0.3 \times V_{DDI}$	V	–
IIH (DC)	Input current High		–	–	10	μA	–
IIL (DC)	Input current Low		–	–	10	μA	–
LPDDR DC Output Voltage Specification							

8.7.6.2 AC Switching Characteristics

Table 75 • LPDDR AC Switching Characteristics for Receiver (Input Buffers)

Worst-Case Military Conditions: $T_J=125^{\circ}\text{C}$, $V_{DD}=1.14\text{ V}$, $V_{DDI}=1.71\text{ V}$

	ODT (On Die Termination)	Speed Grade -1	Units
		t _{PY}	
LPDDR (for DDRIO I/O Bank with Fixed Codes)			
Pseudo-Differential	None	1.633	ns
True-Differential	None	1.65	ns

AC Switching Characteristics for Transmitter (Output and Tristate Buffers)

Table 76 • LPDDR AC Switching Characteristics for Transmitter (Output and Tristate Buffers)

Worst-Case Military Conditions: $T_J=125^{\circ}\text{C}$, $V_{DD}=1.14\text{ V}$, $V_{DDI}=1.71\text{ V}$

	Speed Grade -1					Units
	t _{DP}	t _{ZL}	t _{ZH}	t _{HZ}	t _{LZ}	
LPDDR Reduced Drive (for DDRIO I/O Bank)						
Single Ended	2.645	2.431	2.434	2.396	2.398	ns
Differential	2.652	3.044	3.038	2.46	2.455	ns
LPDDR Full Drive (for DDRIO I/O Bank)						
Single Ended	2.532	2.401	2.398	2.368	2.365	ns
Differential	2.546	2.509	2.503	2.852	2.845	ns

8.7.6.3 Minimum and Maximum AC/DC Input and Output Levels Specification using LPDDR-LVCMOS 1.8 V Mode

Table 77 • LPDDR-LVCMOS 1.8 V Mode, Minimum and Maximum DC Input and Output Levels
(Applicable to DDRIO I/O Bank Only)

Symbols	Parameters	Conditions	Min	Typ	Max	Units
LPDDR-LVCMOS 1.8 V Recommended DC Operating Conditions						
V_{DDI}	Supply Voltage	—	1.710	1.8	1.89	V
LPDDR-LVCMOS 1.8 V Mode DC Input Voltage Specification						
$V_{IH}(\text{DC})$	DC input Logic HIGH for (MSIOD and DDRIO I/O Banks)	—	$0.65 \times V_{DDI}$	—	1.89	V
$V_{IH}(\text{DC})$	DC input Logic HIGH (for MSIO I/O Bank)	—	$0.65 \times V_{DDI}$	—	3.45	V
$V_{IL}(\text{DC})$	DC input Logic LOW	—	-0.3	—	$0.35 \times V_{DDI}$	V
$I_{IH}(\text{DC})$	Input current HIGH	—	—	—	10	μA
$I_{IL}(\text{DC})$	Input current LOW	—	—	—	10	μA
LPDDR-LVCMOS 1.8 V Mode DC Output Voltage Specification						
V_{OH}	DC output Logic HIGH	—	$V_{DDI} - 0.45$	—	—	V
V_{OL}	DC output Logic LOW	—	—	—	0.45	V

Table 93 • M-LVDS DC Voltage Specification (continued)

Symbols	Parameters	Conditions	Min	Typ	Max	Units	Notes
VID	Input differential voltage		50	–	2400	mV	–
Note: *Only M-LVDS TYPE I is supported							

Table 94 • M-LVDS AC Specifications

Symbols	Parameters	Conditions	Min	Typ	Max	Units
M-LVDS Maximum AC Switching Speeds						
Dmax	Maximum data rate (for MSIO I/O Bank)	AC loading: 2 pF / 100 Ω differential load	–	–	450	Mbps
M-LVDS Impedance Specification						
Rt	Termination resistance	–	–	50	–	Ω
M-LVDS AC Test Parameters Specifications						
VTrip	Measuring/trip point for data path		–	Cross point	–	V
Rent	Resistance for enable path (t_{ZH} , t_{ZL} , t_{HZ} , t_{LZ})		–	2k	–	Ω
Cent	Capacitive loading for enable path (t_{ZH} , t_{ZL} , t_{HZ} , t_{LZ})		–	5	–	pF

8.8.3.2 AC Switching Characteristics

AC Switching Characteristics for Receiver (Input Buffers)

Table 95 • M-LVDS AC Switching Characteristics for Receiver (Input Buffers)

Worst-case Military conditions: $T_J = 125^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$, $V_{DDI} = 2.375\text{ V}$

	On-Die Termination (ODT)	Speed Grade –1	Units
		t_{PY}	
M-LVDS (for MSIO I/O Bank)	None	3.011	ns
	100	3.006	ns
M-LVDS (for MSIOD I/O Bank)	None	2.722	ns
	100	2.725	ns

AC Switching Characteristics for Transmitter (Output and Tristate Buffers)

Table 96 • M-LVDS AC Switching Characteristics for Transmitter (Output and Tristate Buffers)

Worst-case Military conditions: $T_J = 125^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$, $V_{DDI} = 2.375\text{ V}$

	Speed Grade –1					Units
	t_{DP}	t_{ZL}	t_{ZH}	t_{HZ}	t_{LZ}	
M-LVDS (for MSIO I/O Bank)	2.78	2.632	2.616	2.447	2.436	ns

8.8.4 Mini-LVDS

Mini-LVDS is an unidirectional interface from the timing controller to the column drivers and is designed to the Texas Instruments Standard SLDA007A.

8.8.4.1 Mini-LVDS Minimum and Maximum Input and Output Levels

Table 97 • Mini-LVDS DC Voltage Specification

Symbols	Parameters	Conditions	Min	Typ	Max	Units
Recommended DC Operating Conditions						
VDDI	Supply voltage		2.375	2.5	2.625	V
Mini-LVDS DC Input Voltage Specification						
VI	DC Input voltage		0	–	2.925	V
Mini-LVDS DC Output Voltage Specification						
VOH	DC output logic High		1.25	1.425	1.6	V
VOL	DC output logic Low		0.9	1.075	1.25	V
Mini-LVDS Differential Voltage Specification						
VOD	Differential output voltage swing		300	–	600	mV
VOCM	Output common mode voltage		1	–	1.4	V
VICM	Input common mode voltage		0.3	–	1.2	V
VID	Input differential voltage		100	–	600	mV

Table 98 • Mini-LVDS AC Specifications

Symbols	Parameters	Conditions	Min	Typ	Max	Units
Mini-LVDS Maximum AC Switching Speed						
Dmax	Maximum data rate (MSIO I/O Bank)	AC loading: 2 pF / 100 Ω differential load	–	–	460	Mbps
Dmax	Maximum data rate (MSIOD I/O Bank)	AC loading: 10 pF / 100 Ω differential load	–	–	480	Mbps
Mini-LVDS Impedance Specification						
Rt	Termination resistance		–	100	–	Ω
Mini-LVDS AC Test Parameters Specifications						
VTrip	Measuring/trip point for data path		–	Cross point	–	V
Rent	Resistance for enable path (t_{ZH} , t_{ZL} , t_{HZ} , t_{LZ})		–	2k	–	Ω
Cent	Capacitive loading for enable path (t_{ZH} , t_{ZL} , t_{HZ} , t_{LZ})		–	5	–	pF

8.8.5.2. AC Switching Characteristics

AC Switching Characteristics for Receiver (Input Buffers)

Table 103 • RSDS AC Switching Characteristics for Receiver (Input Buffers)

Worst-case Military conditions: $T_J = 125^{\circ}\text{C}$, $V_{DD} = 1.14\text{ V}$, $V_{DDI} = 2.375\text{ V}$

	On-Die Termination (ODT)	Speed Grade -1	Units
		t_{PY}	
RSDS (for MSIO I/O Bank)	None	3.112	ns
	100	3.108	ns
RSDS (for MSIOD I/O Bank)	None	2.832	ns
	100	2.821	ns

AC Switching Characteristics for Transmitter (Output and Tristate Buffers)

Table 104 • RSDS AC Switching Characteristics for Transmitter (Output and Tristate Buffers)

Worst-case Military conditions: $T_J = 125^{\circ}\text{C}$, $V_{DD} = 1.14\text{ V}$, $V_{DDI} = 2.375\text{ V}$

	Speed Grade -1					Units
	t_{DP}	t_{ZL}	t_{ZH}	t_{HZ}	t_{LZ}	
RSDS (for MSIO I/O Bank)	2.256	2.484	2.472	2.111	2.096	ns
RSDS (for MSIOD I/O Bank)						
No pre-emphasis	1.661	1.648	1.645	1.675	1.665	ns
Min pre-emphasis	1.651	1.84	1.833	1.988	1.964	ns
Med pre-emphasis	1.577	1.868	1.859	2.019	1.993	ns
Max pre-emphasis	1.555	1.894	1.883	2.047	2.018	ns

8.8.6 LVPECL

Low-Voltage Positive Emitter-Coupled Logic (LVPECL) is another differential I/O standard. It requires that one data bit be carried through two signal lines. Similar to LVDS, two pins are needed. It also requires external resistor termination. IGLOO2 and SmartFusion2 SoC FPGAs support only LVPECL receivers and do not support LVPECL transmitters.

8.8.6.1 Minimum and Maximum Input and Output Levels

Table 105 • LVPECL DC Voltage Specification (Applicable to MSIO I/O Banks Only)

Symbols	Parameters	Conditions	Min	Typ	Max	Units
Recommended DC Operating Conditions						
V_{DDI}	Supply voltage		3.15	3.3	3.45	V
LVPECL DC Input Voltage Specification						
V_I	DC input voltage		0	—	3.45	V
LVPECL Differential Voltage Specification						
V_{ICM}	Input common mode voltage		0.3		2.8	V
V_{DIFF}	Input differential voltage		100	300	1,000	mV

Table 108 • Input Data Register Propagation Delays (continued)
Worst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$

Parameter	Description	Measuring Nodes (from, to)*	Speed Grade -1	Units
$t_{IREMALn}$	Asynchronous Load Removal Time for the Input Register	C,E	0	ns
$t_{IRECALn}$	Asynchronous Load Recovery Time for the Input Register	C,E	0.076	ns
t_{IWALn}	Asynchronous Load Minimum Pulse Width for the Input Register	C,C	0.313	ns
t_{CKMPWH}	Clock Minimum Pulse Width High for the Input Register	E,E	0.078	ns
t_{CKMPWL}	Clock Minimum Pulse Width Low for the Input Register	E,E	0.164	ns

8.9.2 Output/Enable Register




Figure 7 • Timing Model for Output/Enable Register

8.10.2 Input DDR Timing Diagram




Figure 10 • Input DDR Timing Diagram

9. Logic Element Specifications

9.1 4-input LUT (LUT-4)

The IGLOO2 and SmartFusion2 SoC FPGAs offer a fully permutable 4-input LUT. In this section, timing characteristics are presented for a sample of the library. For more details, refer to the *SmartFusion2 and IGLOO2 Macro Library Guide*.




Figure 13 • LUT-4

Timing Characteristics

Table 112 • Combinatorial Cell Propagation Delays

Worst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$

Combinatorial Cell	Equation	Parameter	Speed Grade -1	Units
INV	$Y = !A$	t_{PD}	0.106	ns
AND2	$Y = A \cdot B$	t_{PD}	0.17	ns
NAND2	$Y = !(A \cdot B)$	t_{PD}	0.157	ns
OR2	$Y = A + B$	t_{PD}	0.17	ns
NOR2	$Y = !(A + B)$	t_{PD}	0.157	ns
XOR2	$Y = A \oplus B$	t_{PD}	0.17	ns
XOR3	$Y = A \oplus B \oplus C$	t_{PD}	0.236	ns
AND3	$Y = A \cdot B \cdot C$	t_{PD}	0.217	ns
AND4	$Y = A \cdot B \cdot C \cdot D$	t_{PD}	0.384	ns

Table 122 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 8Kx2
Worst-Case Military Conditions: T_J = 125°C, VDD = 1.14 V (continued)

Parameter	Description	Speed Grade –1		Units
		Min	Max	
tdsu	Data Setup Time	0.34	–	ns
tdhd	Data Hold Time	0.084	–	ns
tblksu	Block Select Setup Time	0.214	–	ns
tblkhd	Block Select Hold Time	0.223	–	ns
tblk2q	Block Select to Out Disable Time (when Pipe-Lined Registered is Disabled)	–	1.56	ns
tblkmpw	Block Select Minimum Pulse Width	0.218	–	ns
trdesu	Read Enable Setup Time	0.546	–	ns
trdehd	Read Enable Hold Time	0.073	–	ns
trdplesu	Pipelined Read Enable Setup Time (A_DOUT_EN, B_DOUT_EN)	0.256	–	ns
trdpleshd	Pipelined Read Enable Hold Time (A_DOUT_EN, B_DOUT_EN)	0.106	–	ns
tr2q	Asynchronous Reset to Output Propagation Delay	–	1.583	ns
trstrem	Asynchronous Reset Removal Time	0.522	–	ns
trstrec	Asynchronous Reset Recovery Time	0.005	–	ns
trstmpw	Asynchronous Reset Minimum Pulse Width	0.352	–	ns
tplrstrem	Pipelined Register Asynchronous Reset Removal Time	-0.288	–	ns
tplrstrec	Pipelined Register Asynchronous Reset Recovery Time	0.338	–	ns
tplrstmpw	Pipelined Register Asynchronous Reset Minimum Pulse Width	0.33	–	ns
tsrstsu	Synchronous Reset Setup Time	0.233	–	ns
tsrsthd	Synchronous Reset Hold Time	0.037	–	ns
twesu	Write Enable Setup Time	0.504	–	ns
twehd	Write Enable Hold Time	0.05	–	ns
Fmax	Maximum Frequency	–	300	MHz

Table 123 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 16Kx1
Worst-Case Military Conditions: T_J = 125°C, VDD = 1.14 V

Parameter	Description	Speed Grade –1		Units
		Min	Max	
tcy	Clock Period	3.333	–	ns
tcclkmpwh	Clock Minimum Pulse Width High	1.5	–	ns
tcclkmpwl	Clock Minimum pulse Width Low	1.5	–	ns
tpcy	Pipelined Clock Period	3.333	–	ns
tpclkmpwh	Pipelined Clock Minimum Pulse Width High	1.5	–	ns

Table 140 • IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Jitter Specifications
Worst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$

Parameter	Conditions/Package Combinations					Units	Notes
CCC Output Peak-to-Peak Period Jitter fOUT_CCC							
010, 050 FG484 Packages	SSO = 0	0 < SSO <= 2	SSO <= 4	SSO <= 8	SSO <= 16	–	*
20 MHz to 100 MHz	Max(110, ± 1% x (1/fOUT_CCC))	Max(150, ± 1% x (1/fOUT_CCC))				ps	–
100 MHz to 400 MHz	120	150			170	ps	–
025 FG484 Package	0 < SSO <=16						*
20 MHz to 74 MHz	± 1% x (1/fOUT_CCC)					ps	–
74 MHz to 400 MHz	210					ps	–
090 FG484 and 150 FC1152 Packages	0 < SSO <=16						*
20 MHz to 100 MHz	± 1% x (1/fOUT_CCC)					ps	–
100 MHz to 400 MHz	150					ps	–
Note: *SSO Data is based on LVCMOS 2.5 V MSIO and/or MSIOD Bank I/Os.							

16. JTAG

Table 141 • JTAG 1532
Worst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$

Parameter	Description	-1 Speed Grade					Units
		010	025	050	090	150	
t_{TCK2Q}	Clock to Q (data out)	7.91	7.95	8.15	9.21	8.85	ns
t_{RSTB2Q}	Reset to Q (data out)	6.54	6.27	7.54	7.94	8.99	ns
t_{DISU}	Test Data Input Setup Time	-0.70	-0.70	-0.31	-1.33	-1.02	ns
t_{DIHD}	Test Data Input Hold Time	2.38	2.47	2.13	2.71	2.59	ns
t_{TMSSU}	Test Mode Select Setup Time	-0.86	-1.13	0.26	-1.03	-0.56	ns
t_{TMDHD}	Test Mode Select Hold Time	1.48	1.98	0.21	1.69	1.05	ns
$t_{TRSTREM}$	ResetB Removal Time	-1.1	-1.38	-0.49	-0.8	-1.07	ns
$t_{TRSTREC}$	ResetB Recovery Time	-1.1	-1.38	-0.47	-0.8	-1.07	ns
f_{TCKMAX}	TCK Maximum frequency	25	25	25	25	25	MHz

22. SFP Transceiver Characteristics

IGLOO2 and SmartFusion2 SERDES complies with small form-factor pluggable (SFP) requirements as specified in SFP INF-80741. Table 151 provides the electrical characteristics.

Table 151 • SFP Transceiver Electrical Characteristics

Worst-Case Military Conditions: $T_J = 125^{\circ}\text{C}$, $V_{DD} = 1.14\text{ V}$

Pin	Direction	Differential Peak-Peak Voltage			Unit	Note
		Min	Typ	Max		
RD+/-	Output	1600	–	2400	mV	1
TD+/-	Input	350	–	2400	mV	2
Notes: 1. Based on default SERDES transmitter settings for PCIe Gen1. Lower amplitudes are available through programming changes to TX_AMP setting. 2. Based on Input Voltage Common-Mode (VICM) = 0 V. Requires AC Coupling.						

24.3 Serial Peripheral Interface (SPI) Characteristics

This section describes the DC and switching of the SPI interface. Unless otherwise noted, all output characteristics given are for a 35 pF load on the pins and all sequential timing characteristics are related to SPI_x_CLK. For timing parameter definitions, refer to Figure 17 on page 115.

Table 160 • SPI Characteristics

Worst-Case Military Conditions: $T_J = 125^{\circ}\text{C}$, $V_{DD} = 1.14\text{ V}$

Symbol	Description	Conditions	All Devices/Speed Grades			Unit	Notes
			Min	Typ	Max		
sp1	SPI_[0 1]_CLK minimum period						
	SPI_[0 1]_CLK = PCLK/2	—	12	—	—	ns	—
	SPI_[0 1]_CLK = PCLK/4	—	24.1	—	—	ns	—
	SPI_[0 1]_CLK = PCLK/8	—	48.2	—	—	ns	—
	SPI_[0 1]_CLK = PCLK/16	—	0.1	—	—	μs	—
	SPI_[0 1]_CLK = PCLK/32	—	0.19	—	—	μs	—
	SPI_[0 1]_CLK = PCLK/64	—	0.39	—	—	μs	—
	SPI_[0 1]_CLK = PCLK/128	—	0.77	—	—	μs	—
sp2	SPI_[0 1]_CLK minimum pulse width high						
	SPI_[0 1]_CLK = PCLK/2	—	6	—	—	ns	—
	SPI_[0 1]_CLK = PCLK/4	—	12.05	—	—	ns	—
	SPI_[0 1]_CLK = PCLK/8	—	24.1	—	—	ns	—
	SPI_[0 1]_CLK = PCLK/16	—	0.05	—	—	μs	—
	SPI_[0 1]_CLK = PCLK/32	—	0.095	—	—	μs	—
	SPI_[0 1]_CLK = PCLK/64	—	0.195	—	—	μs	—
	SPI_[0 1]_CLK = PCLK/128	—	0.385	—	—	μs	—
sp3	SPI_[0 1]_CLK minimum pulse width low						
	SPI_[0 1]_CLK = PCLK/2	—	6	—	—	ns	—
	SPI_[0 1]_CLK = PCLK/4	—	12.05	—	—	ns	—
	SPI_[0 1]_CLK = PCLK/8	—	24.1	—	—	ns	—
	SPI_[0 1]_CLK = PCLK/16	—	0.05	—	—	μs	—
	SPI_[0 1]_CLK = PCLK/32	—	0.095	—	—	μs	—
	SPI_[0 1]_CLK = PCLK/64	—	0.195	—	—	μs	—
	SPI_[0 1]_CLK = PCLK/128	—	0.385	—	—	μs	—

Notes:

- For specific Rise/Fall Times board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the Microsemi SoC Products Group website:
<http://www.microsemi.com/products/fpga-soc/design-resources/ibis-models>.
- For allowable pclk configurations, refer to the Serial Peripheral Interface Controller section in the UG0331: SmartFusion2 Microcontroller Subsystem User Guide.




Figure 17 • SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1)

Datasheet Information

List of Changes

The following table shows important changes made in this document for each revision.

Revision	Changes	Page
Revision 4 (September 2015)	Updated Table 9: "SmartFusion2 and IGLOO2 Quiescent Supply Current – Typical Process" for typical process values (SAR 69218).	17
	Updated Table 10: "SmartFusion2 and IGLOO2 Quiescent Supply Current – Worst-Case Process" for worst process values (SAR 69218).	18
	Updated Table 140: "IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Jitter Specifications" for FG484 package (SAR 69804).	101
Revision 3 (June 2015)	Updated Table 1: "IGLOO2 FPGA and SmartFusion2 SoC FPGA Device Status" (SAR 68620).	10
Revision 2 (June 2015)	Updated Table 1: "IGLOO2 FPGA and SmartFusion2 SoC FPGA Device Status"	10
	Updated Table 3: "Recommended Operating Conditions"	12
	Updated Table 4: "FPGA Operating Limits" (SAR 63109).	14
	Updated Table 7: "Package Thermal Resistance"	15
	Updated Table 65: "DDR2/SSTL18 AC Specifications (Applicable to DDRIO Bank Only)" and Table 69: "DDR3/SSTL15 AC Specifications" (SAR 67210).	49, 51
	Added "Embedded NVM (eNVM) Characteristics" (SAR 52509).	97
	Updated Table 139: "IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Specification" (SAR 65958, SAR 62012, and SAR 56666).	100
	Updated Table 141: "JTAG 1532"	101
	Added "DEVRST_N Characteristics" (SAR 64100).	102
	Added "DDR Memory Interface Characteristics" (SAR 66223).	107
	Added "SFP Transceiver Characteristics" (SAR 63105).	108
	Added "CAN Controller Characteristics" (SAR 50424).	116
	Added "USB Characteristics" (SAR 50424).	117
	Updated Table 157: "Maximum Frequency for MSS Main Clock" and Table 163: "Maximum Frequency for HPMS Main Clock" (SAR 66314).	110, 118
Revision 1 (December 2014)	Initial release.	NA

Safety Critical, Life Support, and High-Reliability Applications Policy

The products described in this advance status document may not have completed the Microsemi qualification process. Products may be amended or enhanced during the product introduction and qualification process, resulting in changes in device functionality or performance. It is the responsibility of each customer to ensure the fitness of any product (but especially a new product) for a particular purpose, including appropriateness for safety-critical, life-support, and other high-reliability applications. Consult the Microsemi SoC Products Group Terms and Conditions for specific liability exclusions relating to life-support applications.

For more information covering all of the SoC Products Group's products refer to the *Reliability Report*. Microsemi also offers a variety of enhanced qualification and lot acceptance screening procedures. Contact your local *Sales* office for additional reliability information.

Microsemi Corporate Headquarters

One Enterprise, Aliso Viejo, CA 92656 USA. Within the USA: +1 (949) 380-6100
Sales: +1 (949) 380-6136
Fax: +1 (949) 215-4996
Sales.Support@Microsemi.com