


Welcome to [E-XFL.COM](#)



[**Embedded - System On Chip \(SoC\): The Heart of Modern Embedded Systems**](#)

Embedded - System On Chip (SoC) refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

What are [Embedded - System On Chip \(SoC\)](#)?

System On Chip (SoC) integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

Details

Product Status	Active
Architecture	MCU, FPGA
Core Processor	ARM® Cortex®-M3
Flash Size	256KB
RAM Size	64KB
Peripherals	DDR, PCIe, SERDES
Connectivity	CANbus, Ethernet, I²C, SPI, UART/USART, USB
Speed	166MHz
Primary Attributes	FPGA - 50K Logic Modules
Operating Temperature	-55°C ~ 125°C (TJ)
Package / Case	484-BGA
Supplier Device Package	484-FPBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/m2s050ts-1fg484m

Table 47. LVC MOS 1.2 V Maximum AC Switching Speeds	40
Table 48. LVC MOS 1.2 V AC Calibrated Impedance and Test Parameters Specifications	40
Table 49. LVC MOS 1.2 V Transmitter Drive Strength Specifications	40
Table 50. LVC MOS 1.2 V AC Switching Characteristics for Receiver (Input Buffers)	41
Table 51. LVC MOS 1.2 V AC Switching Characteristics for Transmitter (Output and Tristate Buffers)	41
Table 52. PCI/PCI-X DC Voltage Specification (Applicable to MSIO Bank Only)	42
Table 53. PCI/PCI-X AC Specifications (Applicable to MSIO Bank Only)	42
Table 54. PCI/PCIX AC Switching Characteristics for Receiver (Input Buffers)	43
Table 55. PCI/PCIX AC Switching Characteristics for Transmitter (Output and Tristate Buffers)	43
Table 56. HSTL DC Voltage Specification (Applicable to DDRIO I/O Bank Only)	43
Table 57. HSTL15 AC Switching Characteristics for Receiver (Input Buffers)	44
Table 58. HSTL AC Specifications (Applicable to DDRIO Bank Only)	44
Table 59. HSTL 15 AC Switching Characteristics for Transmitter (Output and Tristate Buffers)	45
Table 60. DDR1/SSTL2 Minimum and Maximum DC Input and Output Levels	45
Table 61. DDR1/SSTL2 AC Specifications	46
Table 62. DDR1/SSTL2 AC Switching Characteristics for Receiver (Input Buffers)	47
Table 63. DDR1/SSTL2 AC Switching Characteristics for Transmitter (Output and Tristate Buffers)	47
Table 64. DDR2/SSTL18 AC/DC Minimum and Maximum Input and Output Levels Specification	48
Table 65. DDR2/SSTL18 AC Specifications (Applicable to DDRIO Bank Only)	49
Table 66. DDR2/SSTL18 AC Switching Characteristics for Receiver (Input Buffers)	50
Table 67. DDR2/SSTL18 AC Switching Characteristics for Transmitter (Output and Tristate Buffers)	50
Table 68. DDR3 SSTL15 DC Voltage Specification (for DDRIO I/O Bank Only)	50
Table 69. DDR3/SSTL15 AC Specifications	51
Table 70. DDR3/SSTL15 AC Switching Characteristics for Receiver (Input Buffers)	52
Table 71. DDR3/SSTL15 AC Switching Characteristics for Transmitter (Output and Tristate Buffers)	52
Table 72. LPDDR AC/DC Specifications (for DDRIO IO Bank Only)	52
Table 73. LPDDR Maximum AC Switching Speeds (for DDRIO I/O Bank Only)	53
Table 74. LPDDR AC Specifications (for DDRIO IO Bank Only)	53
Table 75. LPDDR AC Switching Characteristics for Receiver (Input Buffers)	54
Table 76. LPDDR AC Switching Characteristics for Transmitter (Output and Tristate Buffers)	54
Table 77. LPDDR-LVC MOS 1.8 V Mode, Minimum and Maximum DC Input and Output Levels (Applicable to DDRIO I/O Bank Only)	54
Table 78. LPDDR - LVC MOS 1.8 V AC Switching Characteristics for Receiver (Input Buffers)	55
Table 79. LPDDR-LVC MOS 1.8 V Maximum AC Switching Speeds (Applicable to DDRIO I/O Bank Only)	55
Table 80. LPDDR-LVC MOS 1.8 V AC Test Parameters and Driver Impedance Specifications (Applicable to DDRIO I/O Bank Only)	55
Table 81. LPDDR-LVC MOS 1.8 V Mode Transmitter Drive Strength Specification (Applicable to DDRIO I/O Bank Only)	55
Table 82. LPDDR - LVC MOS 1.8 V AC Switching Characteristics for Transmitter DDRIO I/O Bank (Output and Tristate Buffers)	56
Table 83. LVDS DC Voltage Specification	57
Table 84. LVDS AC Specifications	57
Table 85. LVDS25 Receiver Characteristics	58
Table 86. LVDS25 Transmitter Characteristics	58
Table 87. LVDS33 Receiver Characteristics	58
Table 88. LVDS33 Transmitter Characteristics	58
Table 89. B-LVDS DC Voltage Specification	59
Table 90. B-LVDS AC Specifications	59
Table 91. B-LVDS AC Switching Characteristics for Receiver (Input Buffers)	60
Table 92. B-LVDS AC Switching Characteristics for Transmitter (Output and Tristate Buffers)	60
Table 93. M-LVDS DC Voltage Specification	60
Table 94. M-LVDS AC Switching Characteristics for Receiver (Input Buffers)	61

Table 95. M-LVDS AC Switching Characteristics for Transmitter (Output and Tristate Buffers)	61
Table 96. M-LVDS AC Specifications	61
Table 97. Mini-LVDS DC Voltage Specification	62
Table 98. Mini-LVDS AC Specifications	62
Table 99. Mini-LVDS AC Switching Characteristics for Receiver (Input Buffers)	63
Table 100. Mini-LVDS AC Switching Characteristics for Transmitter (Output and Tristate Buffers)	63
Table 101. RSDS DC Voltage Specification	64
Table 102. RSDS AC Specifications	64
Table 103. RSDS AC Switching Characteristics for Receiver (Input Buffers)	65
Table 104. RSDS AC Switching Characteristics for Transmitter (Output and Tristate Buffers)	65
Table 105. LVPECL DC Voltage Specification (Applicable to MSIO I/O Banks Only)	65
Table 106. LVPECL Receiver Characteristics	66
Table 107. LVPECL Maximum AC Switching Speeds (Applicable to MSIO I/O Banks Only)	66
Table 108. Input Data Register Propagation Delays	67
Table 109. Output/Enable Data Register Propagation Delays	69
Table 110. Input DDR Propagation Delays	72
Table 111. Output DDR Propagation Delays	75
Table 112. Combinatorial Cell Propagation Delays	76
Table 113. Register Delays	78
Table 114. M2S150T Device Global Resource	78
Table 115. M2S090T Device Global Resource	78
Table 116. M2S025T Device Global Resource	79
Table 117. M2S010T Device Global Resource	79
Table 118. M2S050T Device Global Resource	79
Table 119. RAM1K18 – Dual-Port Mode for Depth × Width Configuration 1Kx18	80
Table 120. RAM1K18 – Dual-Port Mode for Depth × Width Configuration 2Kx9	81
Table 121. RAM1K18 – Dual-Port Mode for Depth × Width Configuration 4Kx4	82
Table 122. RAM1K18 – Dual-Port Mode for Depth × Width Configuration 8Kx2	83
Table 123. RAM1K18 – Dual-Port Mode for Depth × Width Configuration 16Kx1	84
Table 124. RAM1K18 – Two-Port Mode for Depth × Width Configuration 512x36	86
Table 125. uSRAM (RAM64x18) in 64x18 Mode	87
Table 126. uSRAM (RAM64x16) in 64x16 Mode	88
Table 127. uSRAM (RAM128x9) in 128x9 Mode	89
Table 128. uSRAM (RAM128x8) in 128x8 Mode	91
Table 129. uSRAM (RAM256x4) in 256x4 Mode	92
Table 130. uSRAM (RAM512x2) in 512x2 Mode	93
Table 131. uSRAM (RAM1024x1) in 1024x1 Mode	95
Table 132. eNVM Read Performance	97
Table 133. eNVM Page Programming	97
Table 134. Electrical Characteristics of the Crystal Oscillator – High Gain Mode (20 MHz)	98
Table 135. Electrical Characteristics of the Crystal Oscillator – Medium Gain Mode (2 MHz)	98
Table 136. Electrical Characteristics of the Crystal Oscillator – Low Gain Mode (32 kHz)	98
Table 137. Electrical Characteristics of the 50 MHz RC Oscillator	99
Table 138. Electrical Characteristics of the 1 MHz RC Oscillator	99
Table 139. IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Specification	100
Table 140. JTAG 1532	101
Table 141. IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Jitter Specifications	101
Table 142. DEVRST_N Characteristics	102
Table 143. System Controller SPI Characteristics	103
Table 144. Supported I/O Configurations for System Controller SPI (for MSIO Bank Only)	103
Table 145. Mathblocks With All Registers Used	104
Table 146. Mathblock With Input Bypassed and Output Registers Used	104
Table 147. Flash*Freeze Entry and Exit Times	105

Table 2 • Absolute Maximum Ratings (continued)

Symbol	Parameter	Limits		Units	Notes
		Min	Max		
T _{STG}	Storage temperature	-65	150	°C	*
T _J	Junction temperature	-	135	°C	-

Note: * For flash programming and retention maximum limits, refer to Table 4 on page 14. For recommended operating conditions, refer to Table 3.

Table 3 • Recommended Operating Conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Units	Notes
T _j	Operating Junction Temperature	Military	-55	25	125	°C	-
	Programming Junction Temperature	-	0	25	85	°C	-
		-	-40	25	100	°C	1
VDD	DC core supply voltage. Must always power this pin.	-	1.14	1.2	1.26	V	-
VPP	Power Supply for Charge Pumps (for Normal Operation and Programming) for 010, 025, 050 Devices	2.5 V Range	2.375	2.5	2.625	V	-
		3.3 V Range	3.15	3.3	3.45	V	-
	Power Supply for Charge Pumps (for Normal Operation and Programming) for 090, and 150 devices	3.3 V Range	3.15	3.3	3.45	V	-
MSS_MDDR_PLL_VDDA	Analog power pad for MDDR PLL	2.5 V Range	2.375	2.5	2.625	V	-
		3.3 V Range	3.15	3.3	3.45	V	-
HPMS_MDDR_PLL_VDDA	Analog power pad for MDDR PLL	2.5 V Range	2.375	2.5	2.625	V	-
		3.3 V Range	3.15	3.3	3.45	V	-
FDDR_PLL_VDDA	Analog power pad for FDDR PLL	2.5 V Range	2.375	2.5	2.625	V	-
		3.3 V Range	3.15	3.3	3.45	V	-
PLL0_PLL1_MSS_MDDR_VDDA	Analog power pad for MDDR PLL	2.5 V Range	2.375	2.5	2.625	V	-
		3.3 V Range	3.15	3.3	3.45	V	-

4.3.2 Theta-JA

Junction-to-ambient thermal resistance (θ_{JA}) is determined under standard conditions specified by JEDEC (JESD-51), but it has little relevance in actual performance of the product. It must be used with caution, but it is useful for comparing the thermal performance of one package to another.

The maximum power dissipation allowed is calculated using EQ 4.

$$\text{Maximum Power Allowed} = \frac{T_{J(MAX)} - T_{A(MAX)}}{\theta_{JA}}$$

EQ 4

The absolute maximum junction temperature is 100°C. EQ 5 shows a sample calculation of the absolute maximum power dissipation allowed for the M2GL050-FG484 package at Military temperature and in still air, where:

$$\begin{aligned}\theta_{JA} &= 15.29^{\circ}\text{C}/\text{W} \text{ (taken from Table 7 on page 15)} \\ T_A &= 85^{\circ}\text{C}\end{aligned}$$

$$\text{Maximum Power Allowed} = \frac{100^{\circ}\text{C} - 85^{\circ}\text{C}}{15.29^{\circ}\text{C}/\text{W}} = 0.981 \text{ W}$$

EQ 5

The power consumption of a device can be calculated using the Microsemi SoC Products Group power calculator. The device's power consumption must be lower than the calculated maximum power dissipation by the package.

If the power consumption is higher than the device's maximum allowable power dissipation, a heat sink can be attached on top of the case, or the airflow inside the system must be increased.

4.3.3 Theta-JB

Junction-to-board thermal resistance (θ_{JB}) measures the ability of the package to dissipate heat from the surface of the chip to the PCB. As defined by the JEDEC (JESD-51) standard, the thermal resistance from junction to board uses an isothermal ring cold plate zone concept. The ring cold plate is simply a means to generate an isothermal boundary condition at the perimeter. The cold plate is mounted on a JEDEC standard board with a minimum distance of 5.0 mm away from the package edge.

4.3.4 Theta-JC

Junction-to-case thermal resistance (θ_{JC}) measures the ability of a device to dissipate heat from the surface of the chip to the top or bottom surface of the package. It is applicable for packages used with external heat sinks. Constant temperature is applied to the surface in consideration and acts as a boundary condition.

This only applies to situations where all or nearly all of the heat is dissipated through the surface in consideration.

8.2. Output Buffer and AC Loading




Figure 3 • Output Buffer AC Loading

Table 17 • Maximum Frequency Summary for Worst-Case Military Conditions

Single-Ended I/O	MSIO	MSIOD	DDRIO	Units
PCI 3.3 V	280	—	—	MHz
LVTTL 3.3 V	270	—	—	MHz
LVC MOS 3.3 V	270	—	—	MHz
LVC MOS 2.5 V	180	185	180	MHz
LVC MOS 1.8 V	130	180	180	MHz
LVC MOS 1.5 V	70	95	105	MHz
LVC MOS 1.2 V	50	70	90	MHz
LPDDR - LVC MOS 1.8 V mode	—	—	180	MHz
Voltage-Referenced I/O	MSIO	MSIOD	DDRIO	Units
LPDDR	—	—	180	MHz
HSTL 1.5 V	—	—	180	MHz
SSTL 2.5 V	225	240	180	MHz
SSTL 1.8 V	—	—	300	MHz
SSTL 1.5 V	—	—	300	MHz
Differential I/O	MSIO	MSIOD	DDRIO	Units
LVPECL (input only)	405	—	—	MHz
LVDS 3.3 V	240	240	—	MHz
LVDS 2.5 V	240	240	—	MHz
RSDS	230	240	—	MHz
BLVDS	225	—	—	MHz
MLVDS	225	—	—	MHz
Mini-LVDS	230	240	—	MHz

Table 39 • LVC MOS 1.8 V AC Switching Characteristics for Transmitter (Output and Tristate Buffers)Worst-case Military conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14 \text{ V}$, $VDDI = 1.71 \text{ V}$ (continued)

Output Drive Selection	Slew Control	Speed Grade -1					Units
		t_{DP}	t_{ZL}	t_{ZH}	t_{HZ}	t_{LZ}	
12 mA	slow	3.795	3.096	3.773	6.773	6.067	ns
	medium	3.408	2.764	3.389	6.47	5.743	ns
	medium_fast	3.215	2.599	3.194	6.346	5.61	ns
	fast	3.196	2.584	3.175	6.335	5.604	ns
16 mA	slow	3.744	3.035	3.719	6.944	6.207	ns
	medium	3.358	2.712	3.339	6.657	5.868	ns
	medium_fast	3.175	2.546	3.153	6.547	5.751	ns
	fast	3.156	2.531	3.133	6.541	5.747	ns
LVC MOS 1.8 V (for MSIO I/O Bank)							
2 mA	slow	3.957	4.784	5.023	5.643	5.866	ns
4 mA	slow	3.668	4.162	4.485	6.543	6.382	ns
6 mA	slow	3.586	3.994	4.358	7.622	6.941	ns
8 mA	slow	3.616	3.782	4.162	7.988	7.161	ns
10 mA	slow	3.662	3.732	4.121	8.396	7.423	ns
12 mA	slow	3.75	3.615	4.006	8.576	7.543	ns
LVC MOS 1.8 V (for MSIOD I/O Bank)							
2 mA	slow	3.048	3.692	3.898	5.818	5.609	ns
4 mA	slow	2.5	3.088	3.288	6.421	6.121	ns
6 mA	slow	2.225	2.747	2.937	7.18	6.753	ns
8 mA	slow	2.233	2.72	2.904	7.49	6.992	ns
10 mA	slow	2.263	2.577	2.759	7.851	7.253	ns

8.6.5 1.5 V LVC MOS

LVC MOS 1.5 V is a general standard for 1.5 V applications and is supported in IGLOO2 FPGAs and SmartFusion2 SoC FPGAs in compliance to the JEDEC specification JESD8-11A.

8.6.5.1 Minimum and Maximum AC/DC Input and Output Levels Specification

Table 40 • LVC MOS 1.5 V Minimum and Maximum DC Input and Output Levels

Symbols	Parameters	Min	Typ	Max	Units
LVC MOS 1.5 V Recommended DC Operating Conditions					
VDDI	Supply voltage	1.425	1.5	1.575	V
LVC MOS 1.5 V DC Input Voltage Specification					
VIH (DC)	DC input logic High for (MSIOD and DDRIO I/O banks)	$0.65 \times VDDI$	—	1.575	V
VIH (DC)	DC input logic High (for MSIO I/O Bank)	$0.65 \times VDDI$	—	2.75	V
VIL (DC)	DC input logic Low	-0.3	—	$0.35 \times VDDI$	V
IIH (DC)	Input current High	—	—	10	μA
III (DC)	Input current Low	—	—	10	μA
LVC MOS 1.5 V DC Output Voltage Specification					
VOH	DC output logic High	$VDDI \times 0.75$	—	—	V
VOL	DC output logic Low	—	—	$VDDI \times 0.25$	V

Table 64 • DDR2/SSTL18 AC/DC Minimum and Maximum Input and Output Levels Specification (continued)

Symbols	Parameters	Conditions	Min	Typ	Max	Units	Notes
IOL at VOL	Output minimum sink current (DDRIO I/O Bank only)		-12.0	-	-	mA	-
SSTL18 DC Differential Voltage Specification							
VID (DC)	DC input differential voltage		0.3	-	-	V	-
Note: *To meet JEDEC Electrical Compliance, use DDR2 Full Drive Transmitter.							

Table 65 • DDR2/SSTL18 AC Specifications (Applicable to DDRIO Bank Only)

Symbols	Parameters	Conditions	Min	Typ	Max	Units
SSTL18 AC Differential Voltage Specification						
VDIFF (AC)	AC input differential voltage		0.5	-	-	V
Vx (AC)	AC differential cross point voltage		0.5 × VDDI – 0.175	-	0.5 × VDDI + 0.175	V
SSTL18 Maximum AC Switching Speed						
Dmax	Maximum data rate (for DDRIO I/O Bank)	AC loading: per JEDEC specification	-	-	600	Mbps
SSTL18 Impedance Specifications						
Rref	Supported output driver calibrated impedance (for DDRIO I/O Bank)	Reference resistor = 150 Ω	-	20, 42	-	Ω
RTT	Effective impedance value (ODT)	Reference resistor = 150 Ω	-	50, 75, 150	-	Ω
SSTL18 AC Test Parameters Specifications						
Vtrip	Measuring/trip point for data path		-	0.9	-	V
Rent	Resistance for enable path (t_{ZH} , t_{ZL} , t_{HZ} , t_{LZ})		-	2k	-	Ω
Cent	Capacitive loading for enable path (t_{ZH} , t_{ZL} , t_{HZ} , t_{LZ})		-	5	-	pF
Rtt_test	Reference resistance for data test path for SSTL18 Class I (t_{DP})		-	50	-	Ω
Rtt_test	Reference resistance for data test path for SSTL18 Class II (t_{DP})		-	25	-	Ω
Cload	Capacitive loading for data path (t_{DP})		-	5	-	pF

Table 68 • DDR3 SSTL15 DC Voltage Specification (for DDRIO I/O Bank Only) (continued)

Symbols	Parameters	Conditions	Min	Typ	Max	Units
SSTL15 DC Output Voltage Specification						
DDR3/SSTL15 Class I (DDR3 Reduced Drive)						
VOH	DC output logic High	0.8 × VDDI	—	—	—	V
VOL	DC output logic Low	—	—	0.2 × VDDI	—	V
IOH at VOH	Output minimum source DC current	6.5	—	—	—	mA
IOL at VOL	Output minimum sink current	—6.5	—	—	—	mA
SSTL15 Class II (DDR3 Full Drive)						
VOH	DC output logic High	0.8 × VDDI	—	—	—	V
VOL	DC output logic Low	—	—	0.2 × VDDI	—	V
IOH at VOH	Output minimum source DC current	7.6	—	—	—	mA
IOL at VOL	Output minimum sink current	—7.6	—	—	—	mA
SSTL15 Differential Voltage Specification						
VID	DC input differential voltage	0.2	—	—	—	V
Note: *To meet JEDEC Electrical Compliance, use DDR3 Full Drive Transmitter.						

Table 69 • DDR3/SSTL15 AC Specifications

Symbols	Parameters	Conditions	Min	Typ	Max	Units
SSTL15 AC Differential Voltage Specification						
VDIFF	AC input differential voltage	0.3	—	—	—	V
Vx	AC differential cross point voltage	0.5 × VDDI — 0.150	—	0.5 × VDDI + 0.150	—	V
SSTL15 Maximum AC Switching Speed (for DDRIO I/O Banks Only)						
Dmax	Maximum data rate	AC loading: per JEDEC specifications	—	—	600	Mbps
SSTL15 AC Calibrated Impedance Option						
Rref	Supported output driver calibrated impedance	Reference resistor = 240 Ω	—	34, 40	—	Ω
RTT	Effective impedance value (ODT)	Reference resistor = 240 Ω	—	20, 30, 40, 60, 120	—	Ω
SSTL15 AC Test Parameters Specifications						
Vtrip	Measuring/trip point for data path	—	0.75	—	—	V
Rent	Resistance for enable path (t _{ZH} , t _{ZL} , t _{HZ} , t _{LZ})	—	2k	—	—	Ω
Cent	Capacitive loading for enable path (t _{ZH} , t _{ZL} , t _{HZ} , t _{LZ})	—	5	—	—	pF
Rtt_test	Reference resistance for data test path for SSTL15 Class I (t _{DP})	—	50	—	—	Ω
Rtt_test	Reference resistance for data test path for SSTL15 Class II (t _{DP})	—	25	—	—	Ω
Cload	Capacitive loading for data path (t _{DP})	—	5	—	—	pF

8.7.6.2 AC Switching Characteristics

Table 75 • LPDDR AC Switching Characteristics for Receiver (Input Buffers)

Worst-Case Military Conditions: $T_J=125^\circ\text{C}$, $VDD=1.14\text{ V}$, $VDDI= 1.71\text{ V}$

	ODT (On Die Termination)	Speed Grade -1		Units
		t_{PY}		
LPDDR (for DDRIO I/O Bank with Fixed Codes)				
Pseudo-Differential	None	1.633		ns
True-Differential	None	1.65		ns

AC Switching Characteristics for Transmitter (Output and Tristate Buffers)

Table 76 • LPDDR AC Switching Characteristics for Transmitter (Output and Tristate Buffers)

Worst-Case Military Conditions: $T_J=125^\circ\text{C}$, $VDD=1.14\text{ V}$, $VDDI= 1.71\text{ V}$

	Speed Grade -1					Units
	t_{DP}	t_{ZL}	t_{ZH}	t_{HZ}	t_{LZ}	
LPDDR Reduced Drive (for DDRIO I/O Bank)						
Single Ended	2.645	2.431	2.434	2.396	2.398	ns
Differential	2.652	3.044	3.038	2.46	2.455	ns
LPDDR Full Drive (for DDRIO I/O Bank)						
Single Ended	2.532	2.401	2.398	2.368	2.365	ns
Differential	2.546	2.509	2.503	2.852	2.845	ns

8.7.6.3 Minimum and Maximum AC/DC Input and Output Levels Specification using LPDDR-LVCMOS 1.8 V Mode

Table 77 • LPDDR-LVCMOS 1.8 V Mode, Minimum and Maximum DC Input and Output Levels (Applicable to DDRIO I/O Bank Only)

Symbols	Parameters	Conditions	Min	Typ	Max	Units
LPDDR-LVCMOS 1.8 V Recommended DC Operating Conditions						
VDDI	Supply Voltage	-	1.710	1.8	1.89	V
LPDDR-LVCMOS 1.8 V Mode DC Input Voltage Specification						
VIH(DC)	DC input Logic HIGH for (MSIOD and DDRIO I/O Banks)	-	0.65 x VDDI	-	1.89	V
VIH(DC)	DC input Logic HIGH (for MSIO I/O Bank)	-	0.65 x VDDI	-	3.45	V
VIL(DC)	DC input Logic LOW	-	-0.3	-	0.35 x VDDI	V
IIH(DC)	Input current HIGH	-	-	-	10	uA
IIL(DC)	Input current LOW	-	-	-	10	uA
LPDDR-LVCMOS 1.8 V Mode DC Output Voltage Specification						
VOH	DC output Logic HIGH	-	VDDI - 0.45	-	-	V
VOL	DC output Logic LOW	-	-	-	0.45	V

8.8.2 B-LVDS

Bus LVDS (B-LVDS) specifications extend the existing LVDS standard to high-performance multipoint bus applications. Multidrop and multipoint bus configurations may contain any combination of drivers, receivers, and transceivers.

8.8.2.1 Minimum and Maximum AC/DC Input and Output Levels Specification

Table 89 • B-LVDS DC Voltage Specification

Symbols	Parameters	Conditions	Min	Typ	Max	Units
Bus-LVDS Recommended DC Operating Conditions						
VDDI	Supply voltage		2.375	2.5	2.625	V
Bus-LVDS DC Input Voltage Specification						
VI	DC input voltage		0	-	2.925	V
I _{IH} (DC)	Input current High		-	-	10	µA
I _{IL} (DC)	Input current Low		-	-	10	µA
Bus-LVDS DC Output Voltage Specification (for MSIO I/O Bank only)						
VOH	DC output logic High		1.25	1.425	1.6	V
VOL	DC output logic Low		0.9	1.075	1.25	V
Bus-LVDS Differential Voltage Specification						
VOD	Differential output voltage swing (for MSIO I/O Bank only)		65	-	460	mV
VOCM	Output common mode voltage (for MSIO I/O Bank only)		1.1	-	1.5	V
VICM	Input common mode voltage		0.05	-	2.4	V
VID	Input differential voltage		0.1	-	VDDI	V

Table 90 • B-LVDS AC Specifications

Symbols	Parameters	Conditions	Min	Typ	Max	Units
Bus-LVDS Maximum AC Switching Speed						
D _{max}	Maximum data rate (for MSIO I/O Bank)	AC loading: 2 pF / 100 Ω differential load	-	-	450	Mbps
Bus-LVDS Impedance Specifications						
R _t	Termination resistance		-	27	-	Ω
Bus-LVDS AC Test Parameters Specifications						
V _{trip}	Measuring/trip point for data path		-	Cross point	-	V
R _{ent}	Resistance for enable path (t _{ZH} , t _{ZL} , t _{HZ} , t _{LZ})		-	2k	-	Ω
C _{ent}	Capacitive loading for enable path (t _{ZH} , t _{ZL} , t _{HZ} , t _{LZ})		-	5	-	pF

8.8.4.2 AC Switching Characteristics

AC Switching Characteristics for Receiver (Input Buffers)

Table 99 • Mini-LVDS AC Switching Characteristics for Receiver (Input Buffers)

Worst-case Military Conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14 \text{ V}$, $VDDI = 2.375 \text{ V}$

	On-Die Termination (ODT)	Speed Grade -1		Units
		t_{PY}		
Mini-LVDS (for MSIO I/O Bank)	None	3.112	ns	
	100	2.995	ns	
Mini-LVDS (for MSIOD I/O Bank)	None	2.612	ns	
	100	2.612	ns	

AC Switching Characteristics for Transmitter (Output and Tristate Buffers)

Table 100 • Mini-LVDS AC Switching Characteristics for Transmitter (Output and Tristate Buffers)

Worst-case Military Conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14 \text{ V}$, $VDDI = 2.375 \text{ V}$

	Speed Grade -1					Units
	t_{DP}	t_{ZL}	t_{ZH}	t_{HZ}	t_{LZ}	
Mini-LVDS (for MSIO I/O Bank)	2.3	2.602	2.59	2.306	2.32	ns
Mini-LVDS (for MSIOD I/O Bank)						
No pre-emphasis	1.652	1.84	1.833	1.988	1.965	ns
Min pre-emphasis	1.652	1.84	1.833	1.988	1.965	ns
Med pre-emphasis	1.577	1.868	1.86	2.02	1.994	ns
Max pre-emphasis	1.555	1.894	1.883	2.048	2.019	ns

8.10.3 Timing Characteristics

Table 110 • Input DDR Propagation Delays

Worst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $V_{DD} = 1.14 \text{ V}$

Parameter	Description	Measuring Nodes (from, to)	Speed Grade -1	Units
tDDRICLKQ1	Clock-to-Out Out_QR for Input DDR	B,C	0.165	ns
tDDRICLKQ2	Clock-to-Out Out_QF for Input DDR	B,D	0.172	ns
tDDRISUD	Data Setup for Input DDR	A,B	0.372	ns
tDDRIHD	Data Hold for Input DDR	A,B	0	ns
tDDRISUE	Enable Setup for Input DDR	E,B	0.475	ns
tDDRIHE	Enable Hold for Input DDR	E,B	0	ns
tDDRISUSLn	Synchronous Load Setup for Input DDR	G,B	0.475	ns
tDDRIHSLn	Synchronous Load Hold for Input DDR	G,B	0	ns
tDDRIAL2Q1	Asynchronous Load-to-Out QR for Input DDR	F,C	0.606	ns
tDDRIAL2Q2	Asynchronous Load-to-Out QF for Input DDR	F,D	0.558	ns
tDDRIREMAL	Asynchronous Load Removal time for Input DDR	F,B	0	ns
tDDRIRECAL	Asynchronous Load Recovery time for Input DDR	F,B	0.076	ns
tDDRIWAL	Asynchronous Load Minimum Pulse Width for Input DDR	F,F	0.313	ns
tDDRICKMPWH	Clock Minimum Pulse Width High for Input DDR	B,B	0.078	ns
tDDRICKMPWL	Clock Minimum Pulse Width Low for Input DDR	B,B	0.164	ns

Table 121 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 4Kx4Worst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14\text{ V}$ (continued)

Parameter	Description	Speed Grade -1		
		Min	Max	Units
trdesu	Read Enable Setup Time	0.532	–	ns
trdehd	Read Enable Hold Time	0.073	–	ns
trdplesu	Pipelined Read Enable Setup Time (A_DOUT_EN, B_DOUT_EN)	0.256	–	ns
trdplehd	Pipelined Read Enable Hold Time (A_DOUT_EN, B_DOUT_EN)	0.106	–	ns
tr2q	Asynchronous Reset to Output Propagation Delay	–	1.562	ns
trstrem	Asynchronous Reset Removal Time	0.522	–	ns
trstrec	Asynchronous Reset Recovery Time	0.005	–	ns
trstmpw	Asynchronous Reset Minimum Pulse Width	0.352	–	ns
tplrstrem	Pipelined Register Asynchronous Reset Removal Time	-0.288	–	ns
tplrstrec	Pipelined Register Asynchronous Reset Recovery Time	0.338	–	ns
tplrstmpw	Pipelined Register Asynchronous Reset Minimum Pulse Width	0.33	–	ns
tsrstsu	Synchronous Reset Setup Time	0.233	–	ns
tsrsthd	Synchronous Reset Hold Time	0.037	–	ns
twesu	Write Enable Setup Time	0.473	–	ns
twehd	Write Enable Hold Time	0.05	–	ns
Fmax	Maximum Frequency	–	300	MHz

Table 122 • RAM1K18 – Dual-Port Mode for Depth × Width Configuration 8Kx2Worst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14\text{ V}$

Parameter	Description	Speed Grade -1		Units
		Min	Max	
tcy	Clock Period	3.333	–	ns
tclkmpwh	Clock Minimum Pulse Width High	1.5	–	ns
tclkmpwl	Clock Minimum pulse Width Low	1.5	–	ns
tplcy	Pipelined Clock Period	3.333	–	ns
tplclkmpwh	Pipelined Clock Minimum Pulse Width High	1.5	–	ns
tplclkmpwl	Pipelined Clock Minimum pulse Width Low	1.5	–	ns
tclk2q	Read Access Time with Pipeline Register	–	0.332	ns
	Read Access Time without Pipeline Register	–	2.346	ns
	Access Time with Feed-Through Write Timing	–	1.56	ns
taddersu	Address Setup Time	0.631	–	ns
taddrhd	Address Hold Time	0.282	–	ns

Table 124 • RAM1K18 – Two-Port Mode for Depth × Width Configuration 512x36Worst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14\text{ V}$ (continued)

Parameter	Description	Speed Grade -1		Units
		Min	Max	
twehd	Write Enable Hold Time	0.25	–	ns
Fmax	Maximum Frequency	–	300	MHz

11.2 FPGA Fabric Micro SRAM (uSRAM)

Table 125 • uSRAM (RAM64x18) in 64x18 ModeWorst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14\text{ V}$

Parameter	Description	Speed Grade -1		Units
		Min	Max	
tcy	Read Clock Period	4	–	ns
tclkmpwh	Read Clock Minimum Pulse Width High	1.8	–	ns
tclkmpwl	Read Clock Minimum pulse Width Low	1.8	–	ns
tplcy	Read Pipe-line clock period	4	–	ns
tplclkmpwh	Read Pipe-line clock Minimum Pulse Width High	1.8	–	ns
tplclkmpwl	Read Pipe-line clock Minimum Pulse Width Low	1.8	–	ns
tclk2q	Read Access Time with Pipeline Register	–	0.276	ns
	Read Access Time without Pipeline Register	–	1.738	ns
taddrsu	Read Address Setup Time in Synchronous Mode	0.311	–	ns
	Read Address Setup Time in Asynchronous Mode	1.916	–	ns
taddrhd	Read Address Hold Time in Synchronous Mode	0.094	–	ns
	Read Address Hold Time in Asynchronous Mode	-0.803	–	ns
trdensu	Read Enable Setup Time	0.287	–	ns
trdenhd	Read Enable Hold Time	0.059	–	ns
tblksu	Read Block Select Setup Time	1.898	–	ns
tblkhd	Read Block Select Hold Time	-0.671	–	ns
tblk2q	Read Block Select to Out Disable Time (when Pipe-Lined Registered is Disabled)	–	2.102	ns
trstrem	Read Asynchronous Reset Removal Time (Pipelined Clock)	-0.15	–	ns
	Read Asynchronous Reset Removal Time (Non-Pipelined Clock)	0.047	–	ns
trstrec	Read Asynchronous Reset Recovery Time (Pipelined Clock)	0.524	–	ns
	Read Asynchronous Reset Recovery Time (Non-Pipelined Clock)	0.244	–	ns
tr2q	Read Asynchronous Reset to Output Propagation Delay (with Pipe-Line Register Enabled)	–	0.869	ns

Table 130 • uSRAM (RAM512x2) in 512x2 ModeWorst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14 \text{ V}$ (continued)

Parameter	Description	Speed Grade -1		Units
		Min	Max	
tclkmpwl	Read Clock Minimum pulse Width Low	1.8	—	ns
tplcy	Read Pipe-line clock period	4	—	ns
tplclkmpwh	Read Pipe-line clock Minimum Pulse Width High	1.8	—	ns
tplclkmpwl	Read Pipe-line clock Minimum Pulse Width Low	1.8	—	ns
tclk2q	Read Access Time with Pipeline Register	—	0.276	ns
	Read Access Time without Pipeline Register	—	1.824	ns
taddrsu	Read Address Setup Time in Synchronous Mode	0.311	—	ns
	Read Address Setup Time in Asynchronous Mode	2.023	—	ns
taddrhd	Read Address Hold Time in Synchronous Mode	0.141	—	ns
	Read Address Hold Time in Asynchronous Mode	-0.599	—	ns
trdensu	Read Enable Setup Time	0.287	—	ns
trdenhd	Read Enable Hold Time	0.059	—	ns
tblksu	Read Block Select Setup Time	1.898	—	ns
tblkhd	Read Block Select Hold Time	-0.671	—	ns
tblk2q	Read Block Select to Out Disable Time (when Pipe-Lined Registered is Disabled)	—	2.219	ns
trstrem	Read Asynchronous Reset Removal Time (Pipelined Clock)	-0.15	—	ns
	Read Asynchronous Reset Removal Time (Non-Pipelined Clock)	0.047	—	ns
trstrec	Read Asynchronous Reset Recovery Time (Pipelined Clock)	0.524	—	ns
	Read Asynchronous Reset Recovery Time (Non-Pipelined Clock)	0.244	—	ns
tr2q	Read Asynchronous Reset to Output Propagation Delay (With Pipe-Line Register Enabled)	—	0.862	ns
tsrstsu	Read Synchronous Reset Setup Time	0.279	—	ns
tsrsthd	Read Synchronous Reset Hold Time	0.062	—	ns
tccy	Write Clock Period	4	—	ns
tcclkmpwh	Write Clock Minimum Pulse Width High	1.8	—	ns
tcclkmpwl	Write Clock Minimum Pulse Width Low	1.8	—	ns
tblkcsu	Write Block Setup Time	0.417	—	ns
tblkchd	Write Block Hold Time	0.007	—	ns
tdincsu	Write Input Data setup Time	0.104	—	ns
tdinchd	Write Input Data hold Time	0.142	—	ns
taddrscu	Write Address Setup Time	0.091	—	ns

19. Mathblock Timing Characteristics

The fundamental building block in any digital signal processing algorithm is the multiply-accumulate function. Each IGLOO2 and SmartFusion2 SoC mathblock supports 18x18 signed multiplication, dot product, and built-in addition, subtraction, and accumulation units to combine multiplication results efficiently.

Table 145 • Mathblocks With All Registers Used

Worst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14 \text{ V}$

Mathblock With All Registers Used		Speed Grade -1		Units
Parameter	Description	Min	Max	
TMISU	Input, Control Register Setup time	0.149	–	ns
TMHD	Input, Control Register Hold time	0.08	–	ns
TMOCDINSU	CDIN Input Setup time	1.68	–	ns
TMOCDINHD	CDIN Input Hold time	-0.419	–	ns
TMSRSTENSU	Synchronous Reset/Enable Setup time	0.185	–	ns
TMSRSTENHD	Synchronous Reset/Enable Hold time	0.011	–	ns
TMARSTREM	Asynchronous Reset Removal time	0	–	ns
TMARSTREC	Asynchronous Reset Recovery time	0.088	–	ns
TMOCQ	Output Register Clock to Out delay	–	0.232	ns
TMCLKMP	CLK Minimum period	2.245	–	ns

Table 146 • Mathblock With Input Bypassed and Output Registers Used

Worst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14 \text{ V}$

Mathblock With Input Bypassed and Output Registers Used		Speed Grade -1		Units
Parameter	Description	Min	Max	
TMOSU	Output Register Setup time	2.294	–	ns
TMOHD	Output Register Hold time	-0.444	–	ns
TMOCDINSU	CDIN Input Setup time	1.68	–	ns
TMOCDINHD	CDIN Input Hold time	-0.419	–	ns
TMSRSTENSU	Synchronous Reset/Enable Setup time	0.115	–	ns
TMSRSTENHD	Synchronous Reset/Enable Hold time	0.011	–	ns
TMARSTREM	Asynchronous Reset Removal time	0	–	ns
TMARSTREC	Asynchronous Reset Recovery time	0.014	–	ns
TMOCQ	Output Register Clock to Out delay	–	0.232	ns
TMCLKMP	CLK Minimum period	2.179	–	ns




Figure 17 • SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1)

Table 164 • SPI CharacteristicsWorst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14 \text{ V}$ (continued)


Symbol	Description	Conditions	All Devices/Speed Grades			Uni t	Note s
			Min	Typ	Max		
sp3	SPI_[0 1]_CLK minimum pulse width low						
	SPI_[0 1]_CLK = PCLK/2	—	6	—	—	ns	—
	SPI_[0 1]_CLK = PCLK/4	—	12.05	—	—	ns	—
	SPI_[0 1]_CLK = PCLK/8	—	24.1	—	—	ns	—
	SPI_[0 1]_CLK = PCLK/16	—	0.05	—	—	μs	—
	SPI_[0 1]_CLK = PCLK/32	—	0.095	—	—	μs	—
	SPI_[0 1]_CLK = PCLK/64	—	0.195	—	—	μs	—
	SPI_[0 1]_CLK = PCLK/128	—	0.385	—	—	μs	—
sp4	SPI_[0 1]_CLK, SPI_[0 1]_DO, SPI_[0 1]_SS rise time (10%-90%)	I/O Configuration: LVCMS 2.5 V- 8mA AC Loading: 35pF Test Conditions: Typical Voltage, 25°C	—	2.77	—	ns	1
sp5	SPI_[0 1]_CLK, SPI_[0 1]_DO, SPI_[0 1]_SS fall time (10%-90%)	I/O Configuration: LVCMS 2.5 V- 8mA AC Loading: 35pF Test Conditions: Typical Voltage, 25°C	—	2.90 6	—	ns	1
SPI Master Configuration							
sp6m	SPI_[0 1]_DO setup time	—	(SPI_x_CLK_period/2) – 3.0	—	—	ns	2
sp7m	SPI_[0 1]_DO hold time	—	(SPI_x_CLK_period/2) – 2.5	—	—	ns	2
sp8m	SPI_[0 1]_DI setup time	—	8	—	—	ns	2
sp9m	SPI_[0 1]_DI hold time	—	2.5	—	—	ns	2
SPI Slave Configuration							
sp6s	SPI_[0 1]_DO setup time	—	(SPI_x_CLK_period/2) – 12.0	—	—	ns	2
sp7s	SPI_[0 1]_DO hold time	—	(SPI_x_CLK_period/2) + 3.0	—	—	ns	2
sp8s	SPI_[0 1]_DI setup time	—	2	—	—	ns	2

Table 164 • SPI CharacteristicsWorst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $VDD = 1.14\text{ V}$ (continued)

Symbol	Description	Conditions	All Devices/Speed Grades			Uni t	Note s
			Min	Typ	Max		
sp9s	SPI_[0 1]_DI hold time	—	3	—	—	ns	2

Notes:

- For specific Rise/Fall Times board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the Microsemi SoC Products Group website:
<http://www.microsemi.com/products/fpga-soc/design-resources/ibis-models>.
- For allowable pclk configurations, refer to the Serial Peripheral Interface Controller section in the UG0331: SmartFusion2 Microcontroller Subsystem User Guide.

**Figure 18 • SPI Timing for a Single Frame Transfer in Motorola Mode (SPH = 1)**