

Welcome to [E-XFL.COM](https://www.e-xfl.com)

Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems

Embedded - System On Chip (SoC) refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

What are Embedded - System On Chip (SoC)?

System On Chip (SoC) integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

Details

| | |
|-------------------------|---|
| Product Status | Active |
| Architecture | MCU, FPGA |
| Core Processor | ARM® Cortex®-M3 |
| Flash Size | 256KB |
| RAM Size | 64KB |
| Peripherals | DDR, PCIe, SERDES |
| Connectivity | CANbus, Ethernet, I ² C, SPI, UART/USART, USB |
| Speed | 166MHz |
| Primary Attributes | FPGA - 60K Logic Modules |
| Operating Temperature | -55°C ~ 125°C (TJ) |
| Package / Case | 484-BGA |
| Supplier Device Package | 484-FPBGA (23x23) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/m2s060ts-1fg484m |

| | |
|--|-----|
| Table 95. M-LVDS AC Switching Characteristics for Transmitter (Output and Tristate Buffers) | 61 |
| Table 96. M-LVDS AC Specifications | 61 |
| Table 97. Mini-LVDS DC Voltage Specification | 62 |
| Table 98. Mini-LVDS AC Specifications | 62 |
| Table 99. Mini-LVDS AC Switching Characteristics for Receiver (Input Buffers) | 63 |
| Table 100. Mini-LVDS AC Switching Characteristics for Transmitter (Output and Tristate Buffers) | 63 |
| Table 101. RSDS DC Voltage Specification | 64 |
| Table 102. RSDS AC Specifications | 64 |
| Table 103. RSDS AC Switching Characteristics for Receiver (Input Buffers) | 65 |
| Table 104. RSDS AC Switching Characteristics for Transmitter (Output and Tristate Buffers) | 65 |
| Table 105. LVPECL DC Voltage Specification (Applicable to MSIO I/O Banks Only) | 65 |
| Table 106. LVPECL Receiver Characteristics | 66 |
| Table 107. LVPECL Maximum AC Switching Speeds (Applicable to MSIO I/O Banks Only) | 66 |
| Table 108. Input Data Register Propagation Delays | 67 |
| Table 109. Output/Enable Data Register Propagation Delays | 69 |
| Table 110. Input DDR Propagation Delays | 72 |
| Table 111. Output DDR Propagation Delays | 75 |
| Table 112. Combinatorial Cell Propagation Delays | 76 |
| Table 113. Register Delays | 78 |
| Table 114. M2S150T Device Global Resource | 78 |
| Table 115. M2S090T Device Global Resource | 78 |
| Table 116. M2S025T Device Global Resource | 79 |
| Table 117. M2S010T Device Global Resource | 79 |
| Table 118. M2S050T Device Global Resource | 79 |
| Table 119. RAM1K18 – Dual-Port Mode for Depth × Width Configuration 1Kx18 | 80 |
| Table 120. RAM1K18 – Dual-Port Mode for Depth × Width Configuration 2Kx9 | 81 |
| Table 121. RAM1K18 – Dual-Port Mode for Depth × Width Configuration 4Kx4 | 82 |
| Table 122. RAM1K18 – Dual-Port Mode for Depth × Width Configuration 8Kx2 | 83 |
| Table 123. RAM1K18 – Dual-Port Mode for Depth × Width Configuration 16Kx1 | 84 |
| Table 124. RAM1K18 – Two-Port Mode for Depth × Width Configuration 512x36 | 86 |
| Table 125. uSRAM (RAM64x18) in 64x18 Mode | 87 |
| Table 126. uSRAM (RAM64x16) in 64x16 Mode | 88 |
| Table 127. uSRAM (RAM128x9) in 128x9 Mode | 89 |
| Table 128. uSRAM (RAM128x8) in 128x8 Mode | 91 |
| Table 129. uSRAM (RAM256x4) in 256x4 Mode | 92 |
| Table 130. uSRAM (RAM512x2) in 512x2 Mode | 93 |
| Table 131. uSRAM (RAM1024x1) in 1024x1 Mode | 95 |
| Table 132. eNVM Read Performance | 97 |
| Table 133. eNVM Page Programming | 97 |
| Table 134. Electrical Characteristics of the Crystal Oscillator – High Gain Mode (20 MHz) | 98 |
| Table 135. Electrical Characteristics of the Crystal Oscillator – Medium Gain Mode (2 MHz) | 98 |
| Table 136. Electrical Characteristics of the Crystal Oscillator – Low Gain Mode (32 kHz) | 98 |
| Table 137. Electrical Characteristics of the 50 MHz RC Oscillator | 99 |
| Table 138. Electrical Characteristics of the 1 MHz RC Oscillator | 99 |
| Table 139. IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Specification | 100 |
| Table 140. JTAG 1532 | 101 |
| Table 141. IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Jitter Specifications | 101 |
| Table 142. DEVRST_N Characteristics | 102 |
| Table 143. System Controller SPI Characteristics | 103 |
| Table 144. Supported I/O Configurations for System Controller SPI (for MSIO Bank Only) | 103 |
| Table 145. Mathblocks With All Registers Used | 104 |
| Table 146. Mathblock With Input Bypassed and Output Registers Used | 104 |
| Table 147. Flash*Freeze Entry and Exit Times | 105 |

3. Product Briefs and Pin Descriptions

The product brief and pin descriptions are published separately:

- PB0121: IGLOO2 Product Brief
- DS0124: IGLOO2 Pin Descriptions
- PB0115: SmartFusion2 SoC FPGA Product Brief
- DS0115: SmartFusion2 Pin Descriptions

4. General Specifications

4.1 Operating Conditions

Stresses beyond those listed in Table 2 may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Absolute maximum ratings are stress ratings only; functional operation of the device at these or any other conditions beyond those listed under the recommended operating conditions specified in Table 2 is not implied.

Table 2 • Absolute Maximum Ratings

| Symbol | Parameter | Limits | | Units | Notes |
|-----------------------------|---|--------|------|-------|-------|
| | | Min | Max | | |
| VDD | DC core supply voltage. Must always power this pin. | -0.3 | 1.32 | V | - |
| VPP | Power supply for charge pumps (for normal operation and programming). Must always power this pin. | -0.3 | 3.63 | V | - |
| MSS_MDDR_PLL_VDDA | Analog power pad for MDDR PLL | -0.3 | 3.63 | V | - |
| HPMS_MDDR_PLL_VDDA | Analog power pad for MDDR PLL | -0.3 | 3.63 | V | - |
| FDDR_PLL_VDDA | Analog power pad for FDDR PLL | -0.3 | 3.63 | V | - |
| PLL0_PLL1_MSS_MDDR_VDDA | Analog power pad for MDDR PLL | -0.3 | 3.63 | V | - |
| PLL0_PLL1_HPMS_MDDR_VDDA | Analog power pad for MDDR PLL | -0.3 | 3.63 | V | - |
| CCC_XX[01]_PLL_VDDA | Analog power pad for PLL0-5 | -0.3 | 3.63 | V | - |
| SERDES_[01]_PLL_VDDA | High supply voltage for PLL SERDES[01] | -0.3 | 3.63 | V | - |
| SERDES_[01]_L[0123]_VDDAPLL | Analog power for SERDES[01] PLL lane0 to lane3. This is a +2.5 V SERDES internal PLL supply. | -0.3 | 2.75 | V | - |
| SERDES_[01]_L[0123]_VDDAIO | TX/RX analog I/O voltage. Low voltage power for the lanes of SERDESIF0. This is a +1.2 V SERDES PMA supply. | -0.3 | 1.32 | V | - |
| SERDES_[01]_VDD | PCIe®/PCS power supply | -0.3 | 1.32 | V | - |
| VDDIx | DC FPGA I/O buffer supply voltage for MSIO I/O Bank | -0.3 | 3.63 | V | - |
| | DC FPGA I/O buffer supply voltage for MSIOD/DDRIO I/O Banks | -0.3 | 2.75 | V | - |
| VI | I/O Input voltage for MSIO I/O Bank | -0.3 | 3.63 | V | - |
| | I/O Input voltage for MSIOD/DDRIO I/O Bank | -0.3 | 2.75 | V | - |
| VPPNVM | Analog sense circuit supply of embedded nonvolatile memory (eNVM). Must be shorted to VPP. | -0.3 | 3.63 | V | - |

7. Timing Model




Figure 1 • Timing Model

Table 15 • Timing Model Parameters (continued)

| Index | Parameter | Description | Speed Grade -1 | Units | Notes |
|-------|-----------|--|----------------|-------|---------------------------------------|
| O | t_{DP} | Propagation Delay of SSTL2, Class I Transmitter on the MSIO Bank | 2.283 | ns | Refer to page 47 for more information |
| P | t_{DP} | Propagation Delay of LVCMOS 1.5 V Transmitter, Drive strength of 12mA, fast slew on the DDRIO Bank | 3.703 | ns | Refer to page 38 for more information |

8. User I/O Characteristics

There are three types of I/Os supported in the IGLOO2 FPGA and SmartFusion2 SoC FPGA families: MSIO, MSIOD, and DDRIO I/O banks. The I/O standards supported by the different I/O banks is described in the “I/Os” section of the *UG0445: IGLOO2 FPGA and SmartFusion2 SoC FPGA Fabric User Guide*.

8.1 Input Buffer and AC Loading




Figure 2 • Input Buffer AC Loading

8.4 I/O Speeds

Table 16 • Maximum Data Rate Summary for Worst-Case Military Conditions

| Single-Ended I/O | MSIO | MSIOD | DDRIO | Units |
|-------------------------------|-------------|--------------|--------------|--------------|
| PCI 3.3 V | 560 | – | – | Mbps |
| LVTTL 3.3 V | 540 | – | – | Mbps |
| LVC MOS 3.3 V | 540 | – | – | Mbps |
| LVC MOS 2.5 V | 360 | 370 | 360 | Mbps |
| LVC MOS 1.8 V | 260 | 360 | 360 | Mbps |
| LVC MOS 1.5 V | 140 | 190 | 210 | Mbps |
| LVC MOS 1.2 V | 100 | 140 | 180 | Mbps |
| LPDDR – LVC MOS 1.8 V Mode | – | – | 360 | Mbps |
| Voltage-Referenced I/O | MSIO | MSIOD | DDRIO | Units |
| LPDDR | – | – | 360 | Mbps |
| HSTL 1.5 V | – | – | 360 | Mbps |
| SSTL 2.5 V | 450 | 480 | 360 | Mbps |
| SSTL 1.8 V | – | – | 600 | Mbps |
| Voltage-Referenced I/O | MSIO | MSIOD | DDRIO | Units |
| SSTL 1.5 V | – | – | 600 | Mbps |
| Differential I/O | MSIO | MSIOD | DDRIO | Units |
| LVPECL (input only) | 810 | – | – | Mbps |
| LVDS 3.3 V | 480 | 480 | – | Mbps |
| LVDS 2.5 V | 480 | 480 | – | Mbps |
| RS DS | 460 | 480 | – | Mbps |
| BLVDS | 450 | – | – | Mbps |
| MLVDS | 450 | – | – | Mbps |
| Mini-LVDS | 460 | 480 | – | Mbps |

8.6.4 1.8 V LVCMOS

LVCMOS 1.8 is a general standard for 1.8 V applications and is supported in IGLOO2 FPGAs and SmartFusion2 SoC FPGAs in compliance to the JEDEC specification JESD8-7A.

8.6.4.1 Minimum and Maximum AC/DC Input and Output Levels

Table 33 • LVCMOS 1.8 V DC Voltage Specification

| Symbols | Parameters | Min | Typ | Max | Units |
|---|---|-------------|-----|-------------|-------|
| Recommended DC Operating Conditions | | | | | |
| VDDI | Supply Voltage | 1.710 | 1.8 | 1.89 | V |
| LVCMOS 1.8 V DC Input Voltage Specification | | | | | |
| VIH(DC) | DC input Logic HIGH (for MSIOD and DDRIO I/O Banks) | 0.65 x VDDI | – | 1.89 | V |
| VIH(DC) | DC input Logic HIGH (for MSIO I/O Bank) | 0.65 x VDDI | – | 2.75 | V |
| VIL(DC) | DC input Logic LOW | -0.3 | – | 0.35 x VDDI | V |
| IIH(DC) | Input Current HIGH | – | – | 10 | uA |
| IIL(DC) | Input Current LOW | – | – | 10 | uA |
| LVCMOS 1.8 V DC Output Voltage Specification | | | | | |
| VOH | DC output Logic HIGH | VDDI - 0.45 | – | – | V |
| VOL | DC output Logic LOW | – | – | 0.45 | V |

Table 34 • LVCMOS 1.8 V Maximum AC Switching Speeds

| Symbols | Parameters | Conditions | Min | Typ | Max | Units |
|--|--|--|-----|-----|-----|-------|
| LVCMOS 1.8 V Maximum AC Switching Speed | | | | | | |
| Dmax | Maximum data rate (for DDRIO I/O Bank) | AC loading: 17 pF load, maximum drive/slew | – | – | 360 | Mbps |
| Dmax | Maximum data rate (for MSIO I/O Bank) | AC loading: 17 pF load, maximum drive/slew | – | – | 260 | Mbps |
| Dmax | Maximum data rate (for MSIOD I/O Bank) | AC loading: 17 pF load, maximum drive/slew | – | – | 360 | Mbps |
| <i>Note: * Maximum data rate applies for drive strength 8mA and above, all slews</i> | | | | | | |

Table 35 • LVCMOS 1.8 V Transmitter Drive Strength Specifications

| Output Drive Selection | | VOH (V) | VOL (V) | IOH (at VOH) mA | IOL (at VOL) mA |
|------------------------|----------------|-------------|---------|--------------------|--------------------|
| MSIO I/O Bank | MSIOD I/O Bank | Min | Max | | |
| 2 mA | 2 mA | VDDI – 0.45 | 0.45 | 2 | 2 |
| 4 mA | 4 mA | VDDI – 0.45 | 0.45 | 4 | 4 |
| 6 mA | 6 mA | VDDI – 0.45 | 0.45 | 6 | 6 |
| 8 mA | 8 mA | VDDI – 0.45 | 0.45 | 8 | 8 |
| 10 mA | 10 mA | VDDI – 0.45 | 0.45 | 10 | 10 |
| 12 mA | N/A | VDDI – 0.45 | 0.45 | 12 | 12 |

Table 36 • LVC MOS 1.8 V Transmitter Drive Strength Specifications

| Output Drive Selection | VOH (V) | VOL (V) | | | |
|------------------------|-------------|---------|-----------------|-----------------|-------|
| DDRIO Bank* | Min | Max | IOH (at VOH) mA | IOL (at VOL) mA | Notes |
| 2 mA | VDDI – 0.45 | 0.45 | 2 | 2 | – |
| 4 mA | VDDI – 0.45 | 0.45 | 4 | 4 | – |
| 6 mA | VDDI – 0.45 | 0.45 | 6 | 6 | ** |
| 8 mA | VDDI – 0.45 | 0.45 | 6 | 6 | ** |
| 10 mA | VDDI – 0.45 | 0.45 | 8 | 8 | – |
| 12 mA | VDDI – 0.45 | 0.45 | 10 | 10 | – |
| 16 mA | VDDI – 0.45 | 0.45 | 12 | 12 | – |

Notes:

* Software Configurator GUI will display the Commercial/Industrial numeric values. The actual drive capability at temperature is defined by Table 36.

** DDRIO has two 6mA drive strength settings. The setting that corresponds to Output Drive Selection value of 8mA has a shorter propagation delay.

Table 37 • LVC MOS 1.8 V AC Test Parameters and Driver Impedance Specifications

| LVC MOS 1.8 V AC Calibrated Impedance Option | | | | | |
|---|--|-----|------------------------|-----|-------|
| Symbols | Parameters | Min | Typ | Max | Units |
| Rodt_cal | Supported output driver calibrated impedance (for DDRIO I/O Bank) | – | 75, 60, 50, 33, 25, 20 | – | Ω |
| LVC MOS 1.8 V AC Test Parameters Specifications | | | | | |
| Vtrip | Measuring/trip point for data path | – | 0.9 | – | V |
| Rent | Resistance for enable path (t_{ZH} , t_{ZL} , t_{HZ} , t_{LZ}) | – | 2k | – | Ω |
| Cent | Capacitive loading for enable path (t_{ZH} , t_{ZL} , t_{HZ} , t_{LZ}) | – | 5 | – | pF |
| Cload | Capacitive loading for data path (t_{DP}) | – | 5 | – | pF |

Table 45 • LVC MOS 1.5 V AC Switching Characteristics for Transmitter (Output and Tristate Buffers)
Worst-Case Military Conditions: $T_J=125^{\circ}\text{C}$, $V_{DD}=1.14\text{ V}$, $V_{DDI}=1.425\text{ V}$ (continued)

| Output Drive Selection | Slew Control | Speed Grade -1 | | | | | Units |
|---|--------------|-------------------|----------|----------|----------|----------|-------|
| | | t_{DP} | t_{ZL} | t_{ZH} | t_{HZ} | t_{LZ} | |
| 8 mA | slow | 4.603 | 3.691 | 4.585 | 7.397 | 6.553 | ns |
| | medium | 4.081 | 3.242 | 4.062 | 7.064 | 6.189 | ns |
| | medium_fast | 3.827 | 3.015 | 3.804 | 6.912 | 6.051 | ns |
| | fast | 3.804 | 2.994 | 3.781 | 6.903 | 6.051 | ns |
| 10 mA | slow | 4.519 | 3.612 | 4.499 | 7.578 | 6.676 | ns |
| | medium | 4.026 | 3.177 | 4.005 | 7.264 | 6.335 | ns |
| | medium_fast | 3.775 | 2.948 | 3.75 | 7.11 | 6.198 | ns |
| | fast | 3.747 | 2.929 | 3.721 | 7.103 | 6.19 | ns |
| 12 mA | slow | 4.456 | 3.562 | 4.433 | 7.704 | 6.795 | ns |
| | medium | 3.965 | 3.13 | 3.943 | 7.388 | 6.425 | ns |
| | medium_fast | 3.731 | 2.912 | 3.704 | 7.278 | 6.303 | ns |
| | fast | 3.703 | 2.893 | 3.676 | 7.275 | 6.294 | ns |
| LVC MOS 1.5 V (for MSIO I/O Bank) | | | | | | | |
| 2 mA | slow | 5.118 | 6.263 | 6.53 | 6.524 | 6.388 | ns |
| 4 mA | slow | 4.657 | 5.178 | 5.65 | 8.57 | 7.55 | ns |
| 6 mA | slow | 4.693 | 4.89 | 5.389 | 8.928 | 7.766 | ns |
| 8 mA | slow | 4.876 | 4.663 | 5.183 | 9.59 | 8.173 | ns |
| LVC MOS 1.5 V (for MSIOD I/O Bank) | | | | | | | |
| 2 mA | slow | 3.085 | 3.795 | 4.086 | 6.838 | 6.477 | ns |
| 4 mA | slow | 2.731 | 3.365 | 3.631 | 7.663 | 7.165 | ns |
| 6 mA | slow | 2.742 | 3.162 | 3.417 | 8.126 | 7.52 | ns |

8.6.6 1.2 V LVC MOS

LVC MOS 1.2 is a general standard for 1.2 V applications and is supported in IGLOO2 FPGAs and SmartFusion2 SoC FPGAs in compliance to the JEDEC specification JESD8-12A.

8.6.6.1 Minimum and Maximum Input and Output Levels Specification

Table 46 • LVC MOS 1.2 V Minimum and Maximum DC Input and Output Levels

| Symbols | Parameters | Conditions | Min | Typ | Max | Units |
|--|---|------------|-----------------------|-----|-----------------------|---------------|
| LVC MOS 1.2 V Recommended DC Operating Conditions | | | | | | |
| VDDI | Supply voltage | | 1.140 | 1.2 | 1.26 | V |
| LVC MOS 1.2 V DC Input Voltage Specification | | | | | | |
| V _{IH} (DC) | DC input logic High (for MSIOD and DDRIO I/O Banks) | | $0.65 \times V_{DDI}$ | – | 1.26 | V |
| V _{IH} (DC) | DC input logic High (for MSIO I/O Bank) | | $0.65 \times V_{DDI}$ | – | 2.75 | V |
| V _{IL} (DC) | DC input logic Low | | –0.3 | – | $0.35 \times V_{DDI}$ | V |
| I _{IH} (DC) | Input current High | | – | – | 10 | μA |

8.6.7.2 AC Switching Characteristics

AC Switching Characteristics for Receiver (Input Buffers)

Table 54 • PCI/PCIX AC Switching Characteristics for Receiver (Input Buffers)
Worst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$, $V_{DDI} = 3.15\text{ V}$

| | ODT (On Die Termination) | Speed Grade -1 | | Units |
|---------------------------------|-----------------------------|-------------------|-----------|-------|
| | | t_{PY} | t_{PYS} | |
| PCI/PCIX (for MSIO I/O Bank) | None | 2.379 | 2.387 | ns |

AC Switching Characteristics for Transmitter (Output and Tristate Buffers)

Table 55 • PCI/PCIX AC Switching Characteristics for Transmitter (Output and Tristate Buffers)
Worst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$, $V_{DDI} = 3.15\text{ V}$

| | Speed Grade -1 | | | | | Units |
|------------------------------|-------------------|----------|----------|----------|----------|-------|
| | t_{DP} | t_{ZL} | t_{ZH} | t_{HZ} | t_{LZ} | |
| PCI/PCIX (for MSIO I/O Bank) | 2.394 | 2.274 | 2.316 | 6.876 | 6.242 | ns |

8.7 Memory Interface and Voltage Referenced I/O Standards

8.7.1 High-Speed Transceiver Logic (HSTL)

The High-Speed Transceiver Logic (HSTL) standard is a general purpose high-speed bus standard sponsored by IBM (EIA/JESD8-6). IGLOO2 FPGA and SmartFusion2 SoC FPGA devices support two classes of the 1.5 V HSTL. These differential versions of the standard require a differential amplifier input buffer and a push-pull output buffer.

8.7.1.1 Minimum and Maximum Input and Output Levels Specification

Table 56 • HSTL DC Voltage Specification (Applicable to DDRIO I/O Bank Only)

| Symbols | Parameters | Conditions | Min | Typ | Max | Units |
|---|----------------------------------|------------|-----------------|-------|-----------------|---------------|
| HSTL Recommended DC Operating Conditions | | | | | | |
| VDDI | Supply voltage | | 1.425 | 1.5 | 1.575 | V |
| VTT | Termination voltage | | 0.698 | 0.750 | 0.803 | V |
| VREF | Input reference voltage | | 0.698 | 0.750 | 0.803 | V |
| HSTL DC Input Voltage Specification | | | | | | |
| VIH (DC) | DC input logic High | | $V_{REF} + 0.1$ | – | 1.575 | V |
| VIL (DC) | DC input logic Low | | –0.3 | – | $V_{REF} - 0.1$ | V |
| IIH (DC) | Input current High | | – | – | 10 | μA |
| IIL (DC) | Input current Low | | – | – | 10 | μA |
| HSTL DC Output Voltage Specification | | | | | | |
| HSTL Class I | | | | | | |
| VOH | DC output logic High | | $V_{DDI} - 0.4$ | – | – | V |
| VOL | DC output logic Low | | – | – | 0.4 | V |
| IOH at VOH | Output minimum source DC current | | –7.0 | – | – | mA |
| IOL at VOL | Output minimum sink current | | 7.0 | – | – | mA |
| HSTL Class II | | | | | | |
| VOH | DC output logic High | | $V_{DDI} - 0.4$ | – | – | V |

AC Switching Characteristics for Transmitter (Output and Tristate Buffers)
Table 59 • HSTL 15 AC Switching Characteristics for Transmitter (Output and Tristate Buffers)
 Worst-Case Military Conditions: $T_J = 125^{\circ}\text{C}$, $V_{DD} = 1.14\text{ V}$, $V_{DDI} = 1.425\text{ V}$

| | Speed Grade -1 | | | | | Units |
|---|-------------------|----------|----------|----------|----------|-------|
| | t_{DP} | t_{ZL} | t_{ZH} | t_{HZ} | t_{LZ} | |
| HSTL Class I (for DDRIO I/O Bank) | | | | | | |
| Single Ended | 2.922 | 2.91 | 2.904 | 3.225 | 3.218 | ns |
| Differential | 2.907 | 2.757 | 2.755 | 2.662 | 2.66 | ns |
| HSTL Class II (for DDRIO I/O Bank) | | | | | | |
| Single Ended | 2.817 | 2.735 | 2.735 | 2.644 | 2.644 | ns |
| Differential | 2.827 | 2.81 | 2.803 | 3.205 | 3.197 | ns |

8.7.2 Stub-Series Terminated Logic

Stub-Series Terminated Logic (SSTL) for 2.5 V (SSTL2), 1.8 V (SSTL18), and 1.5 V (SSTL15) is supported in IGLOO2 and SmartFusion2 SoC FPGAs. SSTL2 is defined by JEDEC standard JESD8-9B and SSTL18 is defined by JEDEC standard JESD8-15. IGLOO2 SSTL I/O configurations are designed to meet double data rate standards DDR/2/3 for general purpose memory buses. Double data rate standards are designed to meet their JEDEC specifications as defined by JEDEC standard JESD79F for DDR, JEDEC standard JESD79-2F for DDR, JEDEC standard JESD79-3D for DDR3, and JEDEC standard JESD209A for LPDDR.

8.7.3 Stub-Series Terminated Logic 2.5 V (SSTL2)

SSTL2 Class I and Class II are supported in IGLOO2 and SmartFusion2 SoC FPGAs and also comply with reduced and full drive of double data rate (DDR) standards. IGLOO2 and SmartFusion2 SoC FPGA I/Os supports both standards for single-ended signaling and differential signaling for SSTL2. This standard requires a differential amplifier input buffer and a push-pull output buffer.

8.7.3.1 Minimum and Maximum DC Input and Output Levels Specification
Table 60 • DDR1/SSTL2 Minimum and Maximum DC Input and Output Levels

| Symbols | Parameters | Conditions | Min | Typ | Max | Units |
|--|----------------------------------|------------|------------------|-------|------------------|---------------|
| Recommended DC Operating Conditions | | | | | | |
| VDDI | Supply voltage | | 2.375 | 2.5 | 2.625 | V |
| VTT | Termination voltage | | 1.164 | 1.250 | 1.339 | V |
| VREF | Input reference voltage | | 1.164 | 1.250 | 1.339 | V |
| SSTL2 DC Input Voltage Specification | | | | | | |
| VIH (DC) | DC input logic High | | $V_{REF} + 0.15$ | – | 2.625 | V |
| VIL (DC) | DC input logic Low | | –0.3 | – | $V_{REF} - 0.15$ | V |
| IIH (DC) | Input current High | | – | – | 10 | μA |
| IIL (DC) | Input current Low | | – | – | 10 | μA |
| SSTL2 DC Output Voltage Specification | | | | | | |
| SSTL2 Class I (DDR Reduced Drive) | | | | | | |
| VOH | DC output logic High | | $V_{TT} + 0.608$ | – | – | V |
| VOL | DC output logic Low | | – | – | $V_{TT} - 0.608$ | V |
| IOH at VOH | Output minimum source DC current | | 8.1 | – | – | mA |

Table 64 • DDR2/SSTL18 AC/DC Minimum and Maximum Input and Output Levels Specification (continued)

| Symbols | Parameters | Conditions | Min | Typ | Max | Units | Notes |
|--|---|------------|-------|-----|-----|-------|-------|
| IOL at VOL | Output minimum sink current (DDRIO I/O Bank only) | | -12.0 | - | - | mA | - |
| SSTL18 DC Differential Voltage Specification | | | | | | | |
| VID (DC) | DC input differential voltage | | 0.3 | - | - | V | - |
| Note: *To meet JEDEC Electrical Compliance, use DDR2 Full Drive Transmitter. | | | | | | | |

Table 65 • DDR2/SSTL18 AC Specifications (Applicable to DDRIO Bank Only)

| Symbols | Parameters | Conditions | Min | Typ | Max | Units | |
|---|--|-------------------------------------|---------------------------|-------------|---------------------------|----------|--|
| SSTL18 AC Differential Voltage Specification | | | | | | | |
| VDIFF (AC) | AC input differential voltage | | 0.5 | - | - | V | |
| Vx (AC) | AC differential cross point voltage | | $0.5 \times VDDI - 0.175$ | - | $0.5 \times VDDI + 0.175$ | V | |
| SSTL18 Maximum AC Switching Speed | | | | | | | |
| Dmax | Maximum data rate (for DDRIO I/O Bank) | AC loading: per JEDEC specification | - | - | 600 | Mbps | |
| SSTL18 Impedance Specifications | | | | | | | |
| Rref | Supported output driver calibrated impedance (for DDRIO I/O Bank) | Reference resistor = 150 Ω | - | 20, 42 | - | Ω | |
| RTT | Effective impedance value (ODT) | Reference resistor = 150 Ω | - | 50, 75, 150 | - | Ω | |
| SSTL18 AC Test Parameters Specifications | | | | | | | |
| Vtrip | Measuring/trip point for data path | | - | 0.9 | - | V | |
| Rent | Resistance for enable path (t_{ZH} , t_{ZL} , t_{HZ} , t_{LZ}) | | - | 2k | - | Ω | |
| Cent | Capacitive loading for enable path (t_{ZH} , t_{ZL} , t_{HZ} , t_{LZ}) | | - | 5 | - | pF | |
| Rtt_test | Reference resistance for data test path for SSTL18 Class I (t_{DP}) | | - | 50 | - | Ω | |
| Rtt_test | Reference resistance for data test path for SSTL18 Class II (t_{DP}) | | - | 25 | - | Ω | |
| Cload | Capacitive loading for data path (t_{DP}) | | - | 5 | - | pF | |

8.8.5 RSDS

Reduced Swing Differential Signaling (RSDS) is similar to an LVDS high-speed interface using differential signaling. RSDS has a similar implementation to LVDS devices and is only intended for point-to-point applications.

8.8.5.1 Minimum and Maximum Input and Output Levels

Table 101 • RSDS DC Voltage Specification

| Symbols | Parameters | Conditions | Min | Typ | Max | Units |
|--|-----------------------------------|------------|-------|-------|-------|-------|
| Recommended DC Operating Conditions | | | | | | |
| VDDI | Supply voltage | | 2.375 | 2.5 | 2.625 | V |
| RSDS DC Input Voltage Specification | | | | | | |
| VI | DC input voltage | | 0 | – | 2.925 | V |
| RSDS DC Output Voltage Specification | | | | | | |
| VOH | DC output logic High | | 1.25 | 1.425 | 1.6 | V |
| VOL | DC output logic Low | | 0.9 | 1.075 | 1.25 | V |
| RSDS Differential Voltage Specification | | | | | | |
| VOD | Differential output voltage swing | | 100 | – | 600 | mV |
| VOCM | Output common mode voltage | | 0.5 | – | 1.5 | V |
| VICM | Input common mode voltage | | 0.3 | – | 1.5 | V |
| VID | Input differential voltage | | 100 | – | 600 | mV |

Table 102 • RSDS AC Specifications

| Symbols | Parameters | Conditions | Min | Typ | Max | Units |
|---|--|--|-----|-------------|-----|----------|
| RSDS Maximum AC Switching Speed | | | | | | |
| Dmax | Maximum data rate (for MSIO I/O Bank) | AC loading: 2 pF / 100 Ω differential load | – | – | 460 | Mbps |
| Dmax | Maximum data rate (for MSIOD I/O Bank) | AC loading: 10 pF / 100 Ω differential load | – | – | 480 | Mbps |
| RSDS Impedance Specification | | | | | | |
| Rt | Termination resistance | | – | 100 | – | Ω |
| RSDS AC Test Parameters Specifications | | | | | | |
| VTrip | Measuring/trip point for data path | | – | Cross point | – | V |
| Rent | Resistance for enable path (t_{ZH} , t_{ZL} , t_{HZ} , t_{LZ}) | | – | 2k | – | Ω |
| Cent | Capacitive loading for enable path (t_{ZH} , t_{ZL} , t_{HZ} , t_{LZ}) | | – | 5 | – | pF |

Table 120 • RAM1K18 – Dual-Port Mode for Depth x Width Configuration 2Kx9

 Worst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$ (continued)

| Parameter | Description | Speed Grade -1 | | Units |
|-----------|---|-------------------|-----|-------|
| | | Min | Max | |
| trstrem | Asynchronous Reset Removal Time | 0.522 | – | ns |
| trstrec | Asynchronous Reset Recovery Time | 0.005 | – | ns |
| trstmpw | Asynchronous Reset Minimum Pulse Width | 0.352 | – | ns |
| tplrstrem | Pipelined Register Asynchronous Reset Removal Time | -0.288 | – | ns |
| tplrstrec | Pipelined Register Asynchronous Reset Recovery Time | 0.338 | – | ns |
| tplrstmpw | Pipelined Register Asynchronous Reset Minimum Pulse Width | 0.33 | – | ns |
| tsrstsu | Synchronous Reset Setup Time | 0.233 | – | ns |
| tsrsthd | Synchronous Reset Hold Time | 0.037 | – | ns |
| twesu | Write Enable Setup Time | 0.428 | – | ns |
| twehd | Write Enable Hold Time | 0.05 | – | ns |
| Fmax | Maximum Frequency | – | 300 | MHz |

Table 121 • RAM1K18 – Dual-Port Mode for Depth x Width Configuration 4Kx4

 Worst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$

| Parameter | Description | Speed Grade -1 | | |
|-----------|---|-------------------|-------|-------|
| | | Min | Max | Units |
| tcy | Clock Period | 3.333 | – | ns |
| tclkmpwh | Clock Minimum Pulse Width High | 1.5 | – | ns |
| tclkmpwl | Clock Minimum pulse Width Low | 1.5 | – | ns |
| tpcy | Pipelined Clock Period | 3.333 | – | ns |
| tpclkmpwh | Pipelined Clock Minimum Pulse Width High | 1.5 | – | ns |
| tpclkmpwl | Pipelined Clock Minimum pulse Width Low | 1.5 | – | ns |
| tclk2q | Read Access Time with Pipeline Register | – | 0.334 | ns |
| | Read Access Time without Pipeline Register | – | 2.346 | ns |
| | Access Time with Feed-Through Write Timing | – | 1.56 | ns |
| taddrsu | Address Setup Time | 0.56 | – | ns |
| taddrhd | Address Hold Time | 0.282 | – | ns |
| tdsu | Data Setup Time | 0.345 | – | ns |
| tdhd | Data Hold Time | 0.084 | – | ns |
| tblksu | Block Select Setup Time | 0.214 | – | ns |
| tblkhd | Block Select Hold Time | 0.223 | – | ns |
| tblk2q | Block Select to Out Disable Time (when Pipe-Lined Registered is Disabled) | – | 1.56 | ns |
| tblkmpw | Block Select Minimum Pulse Width | 0.218 | – | ns |

Table 126 • uSRAM (RAM64x16) in 64x16 Mode
 Worst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$ (continued)

| Parameter | Description | Speed Grade -1 | | Units |
|-----------|---|-------------------|-------|-------|
| | | Min | Max | |
| trdenhd | Read Enable Hold Time | 0.059 | – | ns |
| tblksu | Read Block Select Setup Time | 1.898 | – | ns |
| tblkhd | Read Block Select Hold Time | -0.671 | – | ns |
| tblk2q | Read Block Select to Out Disable Time (when Pipe-Lined Registered is Disabled) | – | 2.102 | ns |
| trstrem | Read Asynchronous Reset Removal Time (Pipelined Clock) | -0.15 | – | ns |
| | Read Asynchronous Reset Removal Time (Non-Pipelined Clock) | 0.047 | – | ns |
| trstrec | Read Asynchronous Reset Recovery Time (Pipelined Clock) | 0.524 | – | ns |
| | Read Asynchronous Reset Recovery Time (Non-Pipelined Clock) | 0.244 | – | ns |
| tr2q | Read Asynchronous Reset to Output Propagation Delay (With Pipe-Line Register Enabled) | – | 0.866 | ns |
| tsrstsu | Read Synchronous Reset Setup Time | 0.279 | – | ns |
| tsrsthd | Read Synchronous Reset Hold Time | 0.062 | | ns |
| tccy | Write Clock Period | 4 | – | ns |
| tclkmpwh | Write Clock Minimum Pulse Width High | 1.8 | – | ns |
| tclkmpwl | Write Clock Minimum Pulse Width Low | 1.8 | – | ns |
| tblksu | Write Block Setup Time | 0.417 | – | ns |
| tblkhd | Write Block Hold Time | 0.007 | – | ns |
| tdincsu | Write Input Data setup Time | 0.119 | – | ns |
| tdinchd | Write Input Data hold Time | 0.155 | – | ns |
| taddrsu | Write Address Setup Time | 0.091 | – | ns |
| taddrhd | Write Address Hold Time | 0.132 | – | ns |
| twecsu | Write Enable Setup Time | 0.41 | – | ns |
| twechd | Write Enable Hold Time | -0.027 | – | ns |
| fmax | Maximum Frequency | – | 250 | MHz |

Table 127 • uSRAM (RAM128x9) in 128x9 Mode
 Worst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$

| Parameter | Description | Speed Grade -1 | | Units |
|-----------|-------------------------------------|-------------------|-----|-------|
| | | Min | Max | |
| tcy | Read Clock Period | 4 | – | ns |
| tclkmpwh | Read Clock Minimum Pulse Width High | 1.8 | – | ns |

12. Embedded NVM (eNVM) Characteristics

Table 132 • eNVM Read Performance

Worst-Case Conditions: VDD = 1.14 V, VPPNVM = VPP = 2.375 V

| Symbol | Description | Operating Temperature Range | | | | | | Unit |
|----------------------|-----------------------------|-----------------------------|-----|----------------|-----|-------------|-----|------|
| | | -55°C to 125°C | | -40°C to 100°C | | 0°C to 85°C | | |
| T _j | Junction Temperature Range | -55°C to 125°C | | -40°C to 100°C | | 0°C to 85°C | | °C |
| Speed grade | | -1 | Std | -1 | Std | -1 | Std | – |
| F _{MAXREAD} | eNVM Maximum Read Frequency | 25 | 25 | 25 | 25 | 25 | 25 | MHz |

Table 133 • eNVM Page Programming

Worst-Case Conditions: VDD = 1.14 V, VPPNVM = VPP = 2.375 V

| Symbol | Description | Operating Temperature Range | | | | | | Unit |
|----------------------|----------------------------|-----------------------------|-----|----------------|-----|-------------|-----|------|
| | | -55°C to 125°C | | -40°C to 100°C | | 0°C to 85°C | | |
| T _j | Junction Temperature Range | -55°C to 125°C | | -40°C to 100°C | | 0°C to 85°C | | °C |
| Speed grade | | -1 | Std | -1 | Std | -1 | Std | – |
| t _{PAGEPGM} | eNVM Page Programming Time | 40 | 40 | 40 | 40 | 40 | 40 | ms |

15. Clock Conditioning Circuits (CCC)

Table 139 • IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Specification

 Military Worst-Case Conditions: $T_J = 125^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$

| Parameter | Conditions | Min | Typ | Max | Units | Notes |
|---|---|-------|-----|------|---------------|-------|
| Clock conditioning circuitry input frequency f_{IN_CCC} | All CCC | 1 | – | 200 | MHz | – |
| | 32 kHz Capable CCC | 0.032 | | 200 | MHz | – |
| Clock conditioning circuitry output frequency f_{OUT_CCC} | – | 0.078 | – | 400 | MHz | 1 |
| PLL VCO frequency | – | 500 | – | 1000 | MHz | 2 |
| Delay increments in programmable delay blocks | – | – | 75 | 100 | ps | – |
| Number of programmable values in each programmable delay block | – | – | – | 64 | – | – |
| Acquisition time | – | – | 70 | 100 | μs | – |
| Input Duty Cycle (Reference Clock) | Internal Feedback | | | | | |
| | $1\text{ MHz} \leq f_{IN_CCC} \leq 25\text{ MHz}$ | 10 | – | 90 | % | – |
| | $25\text{ MHz} \leq f_{IN_CCC} \leq 100\text{ MHz}$ | 25 | – | 75 | % | – |
| | $100\text{ MHz} \leq f_{IN_CCC} \leq 150\text{ MHz}$ | 35 | – | 65 | % | – |
| | $150\text{ MHz} \leq f_{IN_CCC} \leq 200\text{ MHz}$ | 45 | – | 55 | % | – |
| | External Feedback (CCC, FPGA, Off-chip) | | | | | |
| | $1\text{ MHz} \leq f_{IN_CCC} \leq 25\text{ MHz}$ | 25 | – | 75 | % | – |
| | $25\text{ MHz} \leq f_{IN_CCC} \leq 35\text{ MHz}$ | 35 | – | 65 | % | – |
| | $35\text{ MHz} \leq f_{IN_CCC} \leq 50\text{ MHz}$ | 45 | – | 55 | % | – |
| Output duty cycle | 010, 025, and 050 Devices | 46 | – | 52 | % | – |
| | 090 and 150 Devices | 44 | – | 52 | % | – |
| Spread Spectrum Characteristics | | | | | | |
| Modulation frequency range | – | 25 | 35 | 50 | kHz | – |
| Modulation depth range | – | 0 | – | 1.5 | % | – |
| Modulation depth control | – | – | 0.5 | – | % | – |
| Notes: | | | | | | |
| 1. The minimum output clock frequency is limited by the PLL. For more information refer to the UG0449: SmartFusion2 and IGLOO2 Clocking Resources User Guide. | | | | | | |
| 2. The PLL is used in conjunction with the Clock Conditioning Circuitry. Performance will be limited by the CCC output frequency. | | | | | | |

17. DEVRST_N Characteristics

Table 142 • DEVRST_N Characteristics

Worst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$

| Symbol | Description | All Devices/Speed Grades | | | Units | Notes |
|--------------|--------------------|--------------------------|-----|-----|-------|-------|
| | | Min | Typ | Max | | |
| TRAMPDEVRSTN | DEVRST_N ramp rate | – | – | 10 | ns | * |

*Note: * Slower ramp rates are susceptible to board level noise.*

Table 158 • I2C Characteristics
Worst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$ (continued)

| Parameter | Definition | Conditions | Min | Typ | Max | Units | Notes |
|------------|---|---|-----------------------|--------|--------|---------------|-------|
| VHYS | Hysteresis of Schmitt triggered inputs for $V_{DDI} > 2\text{ V}$ | Refer to Table 20 on page 27 for more information. | $0.05 \times V_{DDI}$ | – | – | V | – |
| IIL | Input current high | Refer to the "Single-Ended I/O Standards" section on page 27 for more information. | – | – | 10 | μA | – |
| IIH | Input current low | Refer to the "Single-Ended I/O Standards" section on page 27 for more information. | – | – | 10 | μA | – |
| Tir | Input rise time | Standard Mode | – | – | 1000 | ns | – |
| – | – | Fast Mode | – | – | 300 | ns | – |
| Tif | Input fall time | Standard Mode | – | – | 300 | ns | – |
| – | – | Fast Mode | – | – | 300 | ns | – |
| VOL | Maximum output voltage low (open drain) at 3 mA sink current for $V_{DDI} > 2\text{ V}$ | Refer to the "Single-Ended I/O Standards" section on page 27 for more information. I/O standard used for illustration: MSIO bank – LVTTTL 8 mA low drive. | – | – | 0.4 | V | – |
| Cin | Pin capacitance | $V_{IN} = 0$, $f = 1.0\text{ MHz}$ | – | – | 10 | pF | – |
| t_{OF} | Output fall time from V_{IHMin} to V_{ILMax} | V_{IHmin} to V_{ILMax} , $C_{load} = 400\text{ pF}$ | – | 21.04 | – | ns | 1 |
| | | V_{IHmin} to V_{ILMax} , $C_{load} = 100\text{ pF}$ | – | 5.556 | – | ns | |
| t_{OR} | Output rise time from V_{ILMax} to V_{IHMin} | V_{ILMax} to V_{IHmin} , $C_{load} = 400\text{ pF}$ | – | 19.887 | – | ns | 1 |
| | | V_{ILMax} to V_{IHmin} , $C_{load} = 100\text{ pF}$ | – | 5.218 | – | ns | |
| Rpull-up | Output maximum pull-down resistance | – | – | – | 50 | Ω | 2, 3 |
| Rpull-down | Output maximum pull-up resistance | – | – | – | 131.25 | Ω | 2, 4 |
| Dmax | Maximum data rate | Fast mode | – | – | 400 | Kbps | – |
| | | Standard mode | – | – | 100 | Kbps | – |
| t_{FILT} | Pulse width of spikes which must be suppressed by the input filter | Fast mode | – | 50 | – | ns | – |

Notes:

1. These values are provided for MSIO Bank - LVTTTL 8 mA Low Drive at 25°C , typical conditions. For Board Design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the SoC Products Group website: <http://www.microsemi.com/products/fpga-soc/design-resources/ibis-models>.
2. These maximum values are provided for information only. Minimum output buffer resistance values depend on V_{DDI} , drive strength selection, temperature, and process. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the SoC Products Group website: <http://www.microsemi.com/products/fpga-soc/design-resources/ibis-models>.
3. $R(\text{PULL-DOWN-MAX}) = (V_{OLspec}) / I_{OLspec}$
4. $R(\text{PULL-UP-MAX}) = (V_{DDImax} - V_{OHspec}) / I_{OHspec}$

Table 160 • SPI Characteristics
Worst-Case Military Conditions: $T_J = 125^\circ\text{C}$, $V_{DD} = 1.14\text{ V}$ (continued)

| Symbol | Description | Conditions | All Devices/Speed Grades | | | Unit | Notes |
|--|--|--|---|-----------|-----|------|-------|
| | | | Min | Typ | Max | | |
| sp4 | SPI_[0 1]_CLK, SPI_[0 1]_DO, SPI_[0 1]_SS rise time (10%-90%) | IO Configuration: LVCMOS 2.5 V - 8mA AC Loading: 35pF Test Conditions: Typical Voltage, 25°C | - | 2.77 | - | ns | 1 |
| sp5 | SPI_[0 1]_CLK, SPI_[0 1]_DO, SPI_[0 1]_SS fall time (10%-90%) | IO Configuration: LVCMOS 2.5 V - 8mA AC Loading: 35pF Test Conditions: Typical Voltage, 25°C | - | 2.90 6 | - | ns | 1 |
| SPI Master Configuration | | | | | | | |
| sp6m | SPI_[0 1]_DO setup time | - | $(\text{SPI_x_CLK_period}/2) - 3.0$ | - | - | ns | 2 |
| sp7m | SPI_[0 1]_DO hold time | - | $(\text{SPI_x_CLK_period}/2) - 2.5$ | - | - | ns | 2 |
| sp8m | SPI_[0 1]_DI setup time | - | 8 | - | - | ns | 2 |
| sp9m | SPI_[0 1]_DI hold time | - | 2.5 | - | - | ns | 2 |
| SPI Slave Configuration | | | | | | | |
| sp6s | SPI_[0 1]_DO setup time | - | $(\text{SPI_x_CLK_period}/2) - 12.0$ | - | - | ns | 2 |
| sp7s | SPI_[0 1]_DO hold time | - | $(\text{SPI_x_CLK_period}/2) + 3.0$ | - | - | ns | 2 |
| sp8s | SPI_[0 1]_DI setup time | - | 2 | - | - | ns | 2 |
| sp9s | SPI_[0 1]_DI hold time | - | 3 | - | - | ns | 2 |
| Notes: | | | | | | | |
| <ol style="list-style-type: none"> For specific Rise/Fall Times board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the Microsemi SoC Products Group website: http://www.microsemi.com/products/fpga-soc/design-resources/ibis-models. For allowable pclk configurations, refer to the Serial Peripheral Interface Controller section in the UG0331: SmartFusion2 Microcontroller Subsystem User Guide. | | | | | | | |



Microsemi Corporate Headquarters

One Enterprise, Aliso Viejo,
CA 92656 USA

Within the USA: +1 (800) 713-4113

Outside the USA: +1 (949) 380-6100

Sales: +1 (949) 380-6136

Fax: +1 (949) 215-4996

E-mail: sales.support@microsemi.com

© 2015 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense & security, aerospace and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif., and has approximately 3,600 employees globally. Learn more at www.microsemi.com.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.