



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### **Embedded - System On Chip (SoC): The Heart of Modern Embedded Systems**

**Embedded - System On Chip (SoC)** refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

### **What are Embedded - System On Chip (SoC)?**

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

#### **Details**

Product Status	Active
Architecture	MCU, FPGA
Core Processor	ARM® Cortex®-M3
Flash Size	512KB
RAM Size	64KB
Peripherals	DDR, PCIe, SERDES
Connectivity	CANbus, Ethernet, I <sup>2</sup> C, SPI, UART/USART, USB
Speed	166MHz
Primary Attributes	FPGA - 90K Logic Modules
Operating Temperature	-55°C ~ 125°C (TJ)
Package / Case	484-BGA
Supplier Device Package	484-FPBGA (23x23)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/m2s090t-1fgg484m">https://www.e-xfl.com/product-detail/microchip-technology/m2s090t-1fgg484m</a>

8.9. I/O Register Specifications	66
8.9.1 Input Register	66
8.9.2 Output/Enable Register	68
8.10. DDR Module Specification	70
8.10.1 Input DDR Module	70
8.10.2 Input DDR Timing Diagram	71
8.10.3 Timing Characteristics	72
8.10.4 Output DDR Module	73
8.10.5 Timing Characteristics	75
9. Logic Element Specifications	76
9.1. 4-input LUT (LUT-4)	76
9.2. Sequential Module	77
9.2.1 Timing Characteristics	78
10. Global Resource Characteristics	78
11. FPGA Fabric SRAM	80
11.1. FPGA Fabric Large SRAM (LSRAM)	80
11.2. FPGA Fabric Micro SRAM (uSRAM)	87
12. Embedded NVM (eNVM) Characteristics	97
13. Crystal Oscillator	98
14. On-Chip Oscillator	99
15. Clock Conditioning Circuits (CCC)	100
16. JTAG	101
17. DEVRST_N Characteristics	102
18. System Controller SPI Characteristics	103
19. Mathblock Timing Characteristics	104
20. Flash*Freeze Timing Characteristics	105
21. DDR Memory Interface Characteristics	107
22. SFP Transceiver Characteristics	108
23. PCIe Electrical and Timing AC and DC Characteristics	109
24. SmartFusion2 Specifications	110
24.1. MSS Clock Frequency	110
24.2. SmartFusion2 Inter-Integrated Circuit (I <sup>2</sup> C) Characteristics	110
24.3. Serial Peripheral Interface (SPI) Characteristics	113
25. CAN Controller Characteristics	116
26. USB Characteristics	117
27. IGLOO2 Specifications	118
27.1. HPMS Clock Frequency	118
27.2. IGLOO2 Serial Peripheral Interface (SPI) Characteristics	118
28. List of Changes	121
29. Datasheet Categories	122
29.1. Categories	122
29.2. Product Brief	122
29.3. Advance	122
29.4. Preliminary	122
29.5. Production	122

Table 95. M-LVDS AC Switching Characteristics for Transmitter (Output and Tristate Buffers) .....	61
Table 96. M-LVDS AC Specifications .....	61
Table 97. Mini-LVDS DC Voltage Specification .....	62
Table 98. Mini-LVDS AC Specifications .....	62
Table 99. Mini-LVDS AC Switching Characteristics for Receiver (Input Buffers) .....	63
Table 100. Mini-LVDS AC Switching Characteristics for Transmitter (Output and Tristate Buffers) ....	63
Table 101. RSDS DC Voltage Specification .....	64
Table 102. RSDS AC Specifications .....	64
Table 103. RSDS AC Switching Characteristics for Receiver (Input Buffers) .....	65
Table 104. RSDS AC Switching Characteristics for Transmitter (Output and Tristate Buffers) .....	65
Table 105. LVPECL DC Voltage Specification (Applicable to MSIO I/O Banks Only) .....	65
Table 106. LVPECL Receiver Characteristics .....	66
Table 107. LVPECL Maximum AC Switching Speeds (Applicable to MSIO I/O Banks Only) .....	66
Table 108. Input Data Register Propagation Delays .....	67
Table 109. Output/Enable Data Register Propagation Delays .....	69
Table 110. Input DDR Propagation Delays .....	72
Table 111. Output DDR Propagation Delays .....	75
Table 112. Combinatorial Cell Propagation Delays .....	76
Table 113. Register Delays .....	78
Table 114. M2S150T Device Global Resource .....	78
Table 115. M2S090T Device Global Resource .....	78
Table 116. M2S025T Device Global Resource .....	79
Table 117. M2S010T Device Global Resource .....	79
Table 118. M2S050T Device Global Resource .....	79
Table 119. RAM1K18 – Dual-Port Mode for Depth × Width Configuration 1Kx18 .....	80
Table 120. RAM1K18 – Dual-Port Mode for Depth × Width Configuration 2Kx9 .....	81
Table 121. RAM1K18 – Dual-Port Mode for Depth × Width Configuration 4Kx4 .....	82
Table 122. RAM1K18 – Dual-Port Mode for Depth × Width Configuration 8Kx2 .....	83
Table 123. RAM1K18 – Dual-Port Mode for Depth × Width Configuration 16Kx1 .....	84
Table 124. RAM1K18 – Two-Port Mode for Depth × Width Configuration 512x36 .....	86
Table 125. uSRAM (RAM64x18) in 64x18 Mode .....	87
Table 126. uSRAM (RAM64x16) in 64x16 Mode .....	88
Table 127. uSRAM (RAM128x9) in 128x9 Mode .....	89
Table 128. uSRAM (RAM128x8) in 128x8 Mode .....	91
Table 129. uSRAM (RAM256x4) in 256x4 Mode .....	92
Table 130. uSRAM (RAM512x2) in 512x2 Mode .....	93
Table 131. uSRAM (RAM1024x1) in 1024x1 Mode .....	95
Table 132. eNVM Read Performance .....	97
Table 133. eNVM Page Programming .....	97
Table 134. Electrical Characteristics of the Crystal Oscillator – High Gain Mode (20 MHz) .....	98
Table 135. Electrical Characteristics of the Crystal Oscillator – Medium Gain Mode (2 MHz) .....	98
Table 136. Electrical Characteristics of the Crystal Oscillator – Low Gain Mode (32 kHz) .....	98
Table 137. Electrical Characteristics of the 50 MHz RC Oscillator .....	99
Table 138. Electrical Characteristics of the 1 MHz RC Oscillator .....	99
Table 139. IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Specification .....	100
Table 140. JTAG 1532 .....	101
Table 141. IGLOO2 and SmartFusion2 SoC FPGAs CCC/PLL Jitter Specifications .....	101
Table 142. DEVRST_N Characteristics .....	102
Table 143. System Controller SPI Characteristics .....	103
Table 144. Supported I/O Configurations for System Controller SPI (for MSIO Bank Only) .....	103
Table 145. Mathblocks With All Registers Used .....	104
Table 146. Mathblock With Input Bypassed and Output Registers Used .....	104
Table 147. Flash*Freeze Entry and Exit Times .....	105

**Table 3 • Recommended Operating Conditions (continued)**

Symbol	Parameter	Conditions	Min	Typ	Max	Units	Notes
PLL0_PLL1_HPMS_MDDR_VDDA	Analog power pad for MDDR PLL	2.5 V Range	2.375	2.5	2.625	V	–
		3.3 V Range	3.15	3.3	3.45	V	–
CCC_XX[01]_PLL_VDDA	Analog power pad for PLL0-5	2.5 V Range	2.375	2.5	2.625	V	–
		3.3 V Range	3.15	3.3	3.45	V	–
SERDES_[01]_PLL_VDDA	High supply voltage for PLL SERDES[01]	2.5 V Range	2.375	2.5	2.625	V	2
		3.3 V Range	3.15	3.3	3.45	V	2
SERDES_[01]_L[0123]_VDDAPLL	Analog power for SERDES[01] PLL lanes 0-3. It is a +2.5 V SERDES internal PLL supply.	–	2.375	2.5	2.625	V	–
SERDES_[01]_L[0123]_VDDAIO	TX/RX analog I/O voltage. Low voltage power for the lanes of SERDESIF0. It is a +1.2 V SERDES PMA supply.	–	1.14	1.2	1.26	V	–
SERDES_[01]_VDD	PCIe/PCS Power supply	–	1.14	1.2	1.26	V	–
VDDIx	1.2 V DC supply voltage	–	1.14	1.2	1.26	V	–
	1.5 V DC supply voltage	–	1.425	1.5	1.575	V	–
	1.8 V DC supply voltage	–	1.71	1.8	1.89	V	–
	2.5 V DC supply voltage	–	2.375	2.5	2.625	V	–
	3.3 V DC supply voltage	–	3.15	3.3	3.45	V	–
	LVDS differential I/O	–	2.375	2.5	3.45	V	–
	BLVDS, MLVDS, Mini-LVDS, RSDS differential I/O	–	2.375	2.5	2.625	V	–
VREFx	Reference Voltage Supply for FDDR (Bank0) and MDDR(Bank5)	–	$0.49 \times$	$0.5 \times$	$0.51 \times$	V	–
			VDDIx	VDDIx	VDDIx		

**Table 3 • Recommended Operating Conditions (continued)**

Symbol	Parameter	Conditions	Min	Typ	Max	Units	Notes
VPPNVM	Analog sense circuit supply of embedded nonvolatile memory (eNVM). Must be shorted to VPP	2.5 V Range	2.375	2.5	2.625	V	–
		3.3 V Range	3.15	3.3	3.45	V	–
<i>Notes:</i> 1. Programming at this temperature range is available only with VPP in 3.3 V Range 2. Power supply ramps must all be strictly monotonic, without plateaus.							

**Table 4 • FPGA Operating Limits**

Product Grade	Element	Programming Temperature	Operating Temperature	Programming Cycles	Retention (Biased/Unbiased)	Note
Military	FPGA	Min T <sub>J</sub> = 0°C Max T <sub>J</sub> = 85°C	Min T <sub>J</sub> = -55°C Max T <sub>J</sub> = 125°C	500	10 Years	–
		Min T <sub>J</sub> = -40°C Max T <sub>J</sub> = 100°C	Min T <sub>J</sub> = -55°C Max T <sub>J</sub> = 125°C	500	10 Years	*
<i>Note:</i> *: Programming at this temperature range is available only with VPP in 3.3 V Range						

**Table 5 • Embedded Flash Limits**

Product Grade	Element	Programming Temperature	Maximum Operating Temperature	Programming Cycles	Retention (Biased/Unbiased)
Military	Embedded flash	Min T <sub>J</sub> = -55°C Max T <sub>J</sub> = 125°C	Min T <sub>J</sub> = -55°C Max T <sub>J</sub> = 125°C	< 10,000 cycles per pages, up to one million cycles per eNVM array	10 Years

**Table 6 • Device Storage Temperature and Retention**

Product Grade	Storage Temperature (Tstg)	Retention
Military	Min T <sub>J</sub> = -55°C Max T <sub>J</sub> = 125°C	10 Years

## 4.2 Overshoot/Undershoot Limits

For AC signals, the input signal may undershoot during transitions to -1.0 V for no longer than 10% or the period. The current during the transition must not exceed 100mA.

For AC signals, the input signal may overshoot during transitions to VCCI + 1.0 V for no longer than 10% of the period. The current during the transition must not exceed 100mA.

Note: The above specification does not apply to the PCI standard. The IGLOO2 and SmartFusion2 PCI I/Os are compliant to the PCI standard including the PCI overshoot/undershoot specifications.


**Table 15 • Timing Model Parameters (continued)**

Index	Parameter	Description	Speed Grade -1	Units	Notes
O	$t_{DP}$	Propagation Delay of SSTL2, Class I Transmitter on the MSIO Bank	2.283	ns	Refer to page 47 for more information
P	$t_{DP}$	Propagation Delay of LVCMOS 1.5 V Transmitter, Drive strength of 12mA, fast slew on the DDRIO Bank	3.703	ns	Refer to page 38 for more information

## 8. User I/O Characteristics

There are three types of I/Os supported in the IGLOO2 FPGA and SmartFusion2 SoC FPGA families: MSIO, MSIOD, and DDRIO I/O banks. The I/O standards supported by the different I/O banks is described in the “I/Os” section of the *UG0445: IGLOO2 FPGA and SmartFusion2 SoC FPGA Fabric User Guide*.

### 8.1 Input Buffer and AC Loading



**Figure 2 • Input Buffer AC Loading**

**Table 39 • LVCMOS 1.8 V AC Switching Characteristics for Transmitter (Output and Tristate Buffers)**  
 Worst-case Military conditions:  $T_J = 125^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 1.71\text{ V}$  (continued)

Output Drive Selection	Slew Control	Speed Grade -1					Units
		$t_{DP}$	$t_{ZL}$	$t_{ZH}$	$t_{HZ}$	$t_{LZ}$	
12 mA	slow	3.795	3.096	3.773	6.773	6.067	ns
	medium	3.408	2.764	3.389	6.47	5.743	ns
	medium_fast	3.215	2.599	3.194	6.346	5.61	ns
	fast	3.196	2.584	3.175	6.335	5.604	ns
16 mA	slow	3.744	3.035	3.719	6.944	6.207	ns
	medium	3.358	2.712	3.339	6.657	5.868	ns
	medium_fast	3.175	2.546	3.153	6.547	5.751	ns
	fast	3.156	2.531	3.133	6.541	5.747	ns
<b>LVCMOS 1.8 V (for MSIO I/O Bank)</b>							
2 mA	slow	3.957	4.784	5.023	5.643	5.866	ns
4 mA	slow	3.668	4.162	4.485	6.543	6.382	ns
6 mA	slow	3.586	3.994	4.358	7.622	6.941	ns
8 mA	slow	3.616	3.782	4.162	7.988	7.161	ns
10 mA	slow	3.662	3.732	4.121	8.396	7.423	ns
12 mA	slow	3.75	3.615	4.006	8.576	7.543	ns
<b>LVCMOS 1.8 V (for MSIOD I/O Bank)</b>							
2 mA	slow	3.048	3.692	3.898	5.818	5.609	ns
4 mA	slow	2.5	3.088	3.288	6.421	6.121	ns
6 mA	slow	2.225	2.747	2.937	7.18	6.753	ns
8 mA	slow	2.233	2.72	2.904	7.49	6.992	ns
10 mA	slow	2.263	2.577	2.759	7.851	7.253	ns

### 8.6.5 1.5 V LVCMOS

LVCMOS 1.5 is a general standard for 1.5 V applications and is supported in IGLOO2 FPGAs and SmartFusion2 SoC FPGAs in compliance to the JEDEC specification JESD8-11A.

#### 8.6.5.1 Minimum and Maximum AC/DC Input and Output Levels Specification

**Table 40 • LVCMOS 1.5 V Minimum and Maximum DC Input and Output Levels**

Symbols	Parameters	Min	Typ	Max	Units
<b>LVCMOS 1.5 V Recommended DC Operating Conditions</b>					
VDDI	Supply voltage	1.425	1.5	1.575	V
<b>LVCMOS 1.5 V DC Input Voltage Specification</b>					
V <sub>IH</sub> (DC)	DC input logic High for (MSIOD and DDRIO I/O banks)	$0.65 \times V_{DDI}$	–	1.575	V
V <sub>IH</sub> (DC)	DC input logic High (for MSIO I/O Bank)	$0.65 \times V_{DDI}$	–	2.75	V
V <sub>IL</sub> (DC)	DC input logic Low	–0.3	–	$0.35 \times V_{DDI}$	V
I <sub>IH</sub> (DC)	Input current High	–	–	10	$\mu\text{A}$
I <sub>IL</sub> (DC)	Input current Low	–	–	10	$\mu\text{A}$
<b>LVCMOS 1.5 V DC Output Voltage Specification</b>					
V <sub>OH</sub>	DC output logic High	$V_{DDI} \times 0.75$	–	–	V
V <sub>OL</sub>	DC output logic Low	–	–	$V_{DDI} \times 0.25$	V

**Table 63 • DDR1/SSTL2 AC Switching Characteristics for Transmitter (Output and Tristate Buffers)**  
Worst-Case Military Conditions:  $T_J = 125^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 2.375\text{ V}$  (continued)

	Speed Grade -1					Units
	$t_{DP}$	$t_{ZL}$	$t_{ZH}$	$t_{HZ}$	$t_{LZ}$	
<b>MSIO I/O Bank</b>						
Single Ended	2.563	2.208	2.19	2.205	2.187	ns
Differential	2.703	2.566	2.555	2.363	2.353	ns

### 8.7.4 Stub-Series Terminated Logic 1.8 V (SSTL18)

SSTL18 Class I and Class II are supported in IGLOO2 and SmartFusion2 SoC FPGAs, and also comply with the reduced and full drive double data rate (DDR2) standard. IGLOO2 and SmartFusion2 SoC FPGA I/Os support both standards for single-ended signaling and differential signaling for SSTL18. This standard requires a differential amplifier input buffer and a push-pull output buffer.

#### 8.7.4.1 Minimum and Maximum Input and Output Levels Specification

**Table 64 • DDR2/SSTL18 AC/DC Minimum and Maximum Input and Output Levels Specification**

Symbols	Parameters	Conditions	Min	Typ	Max	Units	Notes
<b>Recommended DC Operating Conditions</b>							
VDDI	Supply voltage		1.71	1.8	1.89	V	–
VTT	Termination voltage		0.838	0.900	0.964	V	–
VREF	Input reference voltage		0.838	0.900	0.964	V	–
<b>SSTL18 DC Input Voltage Specification</b>							
VIH (DC)	DC input logic High		$V_{REF} + 0.125$	–	1.89	V	–
VIL (DC)	DC input logic Low		–0.3	–	$V_{REF} - 0.125$	V	–
IIH (DC)	Input current High		–	–	10	$\mu\text{A}$	–
IIL (DC)	Input current Low		–	–	10	$\mu\text{A}$	–
<b>SSTL18 DC Output Voltage Specification</b>							
<b>SSTL18 Class I (DDR2 Reduced Drive)</b>							
VOH	DC output logic High		$V_{TT} + 0.603$	–	–	V	–
VOL	DC output logic Low		–	–	$V_{TT} - 0.603$	V	–
IOH at VOH	Output minimum source DC current (DDRIO I/O Bank only)		6.0	–	–	mA	–
IOL at VOL	Output minimum sink current (DDRIO I/O Bank only)		–6.0	–	–	mA	–
<b>SSTL18 Class II (DDR2 Full Drive)</b>							
VOH	DC output logic High		$V_{TT} + 0.603$	–	–	V	–
VOL	DC output logic Low		–	–	$V_{TT} - 0.603$	V	–
IOH at VOH	Output minimum source DC current (DDRIO I/O Bank only)		12.0	–	–	mA	–
Note: *To meet JEDEC Electrical Compliance, use DDR2 Full Drive Transmitter.							*



## 8.8.2 B-LVDS

Bus LVDS (B-LVDS) specifications extend the existing LVDS standard to high-performance multipoint bus applications. Multidrop and multipoint bus configurations may contain any combination of drivers, receivers, and transceivers.

### 8.8.2.1 Minimum and Maximum AC/DC Input and Output Levels Specification

**Table 89 • B-LVDS DC Voltage Specification**

Symbols	Parameters	Conditions	Min	Typ	Max	Units
<b>Bus-LVDS Recommended DC Operating Conditions</b>						
VDDI	Supply voltage		2.375	2.5	2.625	V
<b>Bus-LVDS DC Input Voltage Specification</b>						
VI	DC input voltage		0	–	2.925	V
I <sub>IH</sub> (DC)	Input current High		–	–	10	μA
I <sub>IL</sub> (DC)	Input current Low		–	–	10	μA
<b>Bus-LVDS DC Output Voltage Specification (for MSIO I/O Bank only)</b>						
VOH	DC output logic High		1.25	1.425	1.6	V
VOL	DC output logic Low		0.9	1.075	1.25	V
<b>Bus-LVDS Differential Voltage Specification</b>						
VOD	Differential output voltage swing (for MSIO I/O Bank only)		65	–	460	mV
VOCM	Output common mode voltage (for MSIO I/O Bank only)		1.1	–	1.5	V
VICM	Input common mode voltage		0.05	–	2.4	V
VID	Input differential voltage		0.1	–	VDDI	V

**Table 90 • B-LVDS AC Specifications**

Symbols	Parameters	Conditions	Min	Typ	Max	Units
<b>Bus-LVDS Maximum AC Switching Speed</b>						
D <sub>max</sub>	Maximum data rate (for MSIO I/O Bank)	AC loading: 2 pF / 100 Ω differential load	–	–	450	Mbps
<b>Bus-LVDS Impedance Specifications</b>						
R <sub>t</sub>	Termination resistance		–	27	–	Ω
<b>Bus-LVDS AC Test Parameters Specifications</b>						
V <sub>trip</sub>	Measuring/trip point for data path		–	Cross point	–	V
R <sub>ent</sub>	Resistance for enable path (t <sub>ZH</sub> , t <sub>ZL</sub> , t <sub>HZ</sub> , t <sub>LZ</sub> )		–	2k	–	Ω
C <sub>ent</sub>	Capacitive loading for enable path (t <sub>ZH</sub> , t <sub>ZL</sub> , t <sub>HZ</sub> , t <sub>LZ</sub> )		–	5	–	pF

**Table 93 • M-LVDS DC Voltage Specification (continued)**

Symbols	Parameters	Conditions	Min	Typ	Max	Units	Notes
VID	Input differential voltage		50	–	2400	mV	–
Note: *Only M-LVDS TYPE I is supported							

**Table 94 • M-LVDS AC Specifications**

Symbols	Parameters	Conditions	Min	Typ	Max	Units	
<b>M-LVDS Maximum AC Switching Speeds</b>							
Dmax	Maximum data rate (for MSIO I/O Bank)	AC loading: 2 pF / 100 $\Omega$ differential load	–	–	450	Mbps	
<b>M-LVDS Impedance Specification</b>							
Rt	Termination resistance	–	–	50	–	$\Omega$	
<b>M-LVDS AC Test Parameters Specifications</b>							
VTrip	Measuring/trip point for data path		–	Cross point	–	V	
Rent	Resistance for enable path ( $t_{ZH}$ , $t_{ZL}$ , $t_{HZ}$ , $t_{LZ}$ )		–	2k	–	$\Omega$	
Cent	Capacitive loading for enable path ( $t_{ZH}$ , $t_{ZL}$ , $t_{HZ}$ , $t_{LZ}$ )		–	5	–	pF	

### 8.8.3.2 AC Switching Characteristics

#### AC Switching Characteristics for Receiver (Input Buffers)

**Table 95 • M-LVDS AC Switching Characteristics for Receiver (Input Buffers)**

 Worst-case Military conditions:  $T_J = 125^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 2.375\text{ V}$ 

	On-Die Termination (ODT)	Speed Grade –1	Units
		$t_{PY}$	
M-LVDS (for MSIO I/O Bank)	None	3.011	ns
	100	3.006	ns
M-LVDS (for MSIOD I/O Bank)	None	2.722	ns
	100	2.725	ns

#### AC Switching Characteristics for Transmitter (Output and Tristate Buffers)

**Table 96 • M-LVDS AC Switching Characteristics for Transmitter (Output and Tristate Buffers)**

 Worst-case Military conditions:  $T_J = 125^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 2.375\text{ V}$ 

	Speed Grade –1					Units
	$t_{DP}$	$t_{ZL}$	$t_{ZH}$	$t_{HZ}$	$t_{LZ}$	
M-LVDS (for MSIO I/O Bank)	2.78	2.632	2.616	2.447	2.436	ns

### 8.8.4.2 AC Switching Characteristics

AC Switching Characteristics for Receiver (Input Buffers)

**Table 99 • Mini-LVDS AC Switching Characteristics for Receiver (Input Buffers)**

Worst-case Military Conditions:  $T_J = 125^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 2.375\text{ V}$

	On-Die Termination (ODT)	Speed Grade -1	Units
		$t_{pY}$	
Mini-LVDS (for MSIO I/O Bank)	None	3.112	ns
	100	2.995	ns
Mini-LVDS (for MSIOD I/O Bank)	None	2.612	ns
	100	2.612	ns

AC Switching Characteristics for Transmitter (Output and Tristate Buffers)

**Table 100 • Mini-LVDS AC Switching Characteristics for Transmitter (Output and Tristate Buffers)**

Worst-case Military Conditions:  $T_J = 125^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ ,  $V_{DDI} = 2.375\text{ V}$

	Speed Grade -1					Units
	$t_{DP}$	$t_{ZL}$	$t_{ZH}$	$t_{HZ}$	$t_{LZ}$	
Mini-LVDS (for MSIO I/O Bank)	2.3	2.602	2.59	2.306	2.32	ns
<b>Mini-LVDS (for MSIOD I/O Bank)</b>						
No pre-emphasis	1.652	1.84	1.833	1.988	1.965	ns
Min pre-emphasis	1.652	1.84	1.833	1.988	1.965	ns
Med pre-emphasis	1.577	1.868	1.86	2.02	1.994	ns
Max pre-emphasis	1.555	1.894	1.883	2.048	2.019	ns

### 8.10.5 Timing Characteristics

**Table 111 • Output DDR Propagation Delays**

 Worst-Case Military Conditions:  $T_J = 125^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ 

Parameter	Description	Measuring Nodes (from, to)	Speed Grade -1	Units
tDDROCLKQ	Clock-to-Out of DDR for Output DDR	E,G	0.272	ns
tDDROSUDF	DF Data Setup for Output DDR	F,E	0.148	ns
tDDROSUDR	DR Data Setup for Output DDR	A,E	0.196	ns
tDDROHDF	DF Data Hold for Output DDR	F,E	0	ns
tDDROHDR	DR Data Hold for Output DDR	A,E	0	ns
tDDROSUE	Enable Setup for Output DDR	B,E	0.433	ns
tDDROHE	Enable Hold for Output DDR	B,E	0	ns
tDDROSUSLn	Synchronous Load Setup for Output DDR	D,E	0.203	ns
tDDROHSLn	Synchronous Load Hold for Output DDR	D,E	0	ns
tDDROAL2Q	Asynchronous Load-to-Out for Output DDR	C,G	0.545	ns
tDDROREMA	Asynchronous Load Removal time for Output DDR	C,E	0	ns
tDDRORECAL	Asynchronous Load Recovery time for Output DDR	C,E	0.035	ns
tDDROWAL	Asynchronous Load Minimum Pulse Width for Output DDR	C,C	0.266	ns
tDDROCKMPWH	Clock Minimum Pulse Width High for the Output DDR	E,E	0.065	ns
tDDROCKMPWL	Clock Minimum Pulse Width Low for the Output DDR	E,E	0.139	ns

**Table 120 • RAM1K18 – Dual-Port Mode for Depth x Width Configuration 2Kx9**

 Worst-Case Military Conditions:  $T_J = 125^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$  (continued)

Parameter	Description	Speed Grade -1		Units
		Min	Max	
trstrem	Asynchronous Reset Removal Time	0.522	–	ns
trstrec	Asynchronous Reset Recovery Time	0.005	–	ns
trstmpw	Asynchronous Reset Minimum Pulse Width	0.352	–	ns
tplrstrem	Pipelined Register Asynchronous Reset Removal Time	-0.288	–	ns
tplrstrec	Pipelined Register Asynchronous Reset Recovery Time	0.338	–	ns
tplrstmpw	Pipelined Register Asynchronous Reset Minimum Pulse Width	0.33	–	ns
tsrstsu	Synchronous Reset Setup Time	0.233	–	ns
tsrsthd	Synchronous Reset Hold Time	0.037	–	ns
twesu	Write Enable Setup Time	0.428	–	ns
twehd	Write Enable Hold Time	0.05	–	ns
Fmax	Maximum Frequency	–	300	MHz

**Table 121 • RAM1K18 – Dual-Port Mode for Depth x Width Configuration 4Kx4**

 Worst-Case Military Conditions:  $T_J = 125^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ 

Parameter	Description	Speed Grade -1		
		Min	Max	Units
tcy	Clock Period	3.333	–	ns
tclkmpwh	Clock Minimum Pulse Width High	1.5	–	ns
tclkmpwl	Clock Minimum pulse Width Low	1.5	–	ns
tpcy	Pipelined Clock Period	3.333	–	ns
tpclkmpwh	Pipelined Clock Minimum Pulse Width High	1.5	–	ns
tpclkmpwl	Pipelined Clock Minimum pulse Width Low	1.5	–	ns
tclk2q	Read Access Time with Pipeline Register	–	0.334	ns
	Read Access Time without Pipeline Register	–	2.346	ns
	Access Time with Feed-Through Write Timing	–	1.56	ns
taddrsu	Address Setup Time	0.56	–	ns
taddrhd	Address Hold Time	0.282	–	ns
tdsu	Data Setup Time	0.345	–	ns
tdhd	Data Hold Time	0.084	–	ns
tblksu	Block Select Setup Time	0.214	–	ns
tblkhd	Block Select Hold Time	0.223	–	ns
tblk2q	Block Select to Out Disable Time (when Pipe-Lined Registered is Disabled)	–	1.56	ns
tblkmpw	Block Select Minimum Pulse Width	0.218	–	ns

**Table 123 • RAM1K18 – Dual-Port Mode for Depth x Width Configuration 16Kx1**  
Worst-Case Military Conditions: T<sub>J</sub> = 125°C, VDD = 1.14 V (continued)

Parameter	Description	Speed Grade -1		Units
		Min	Max	
tpclkmpwl	Pipelined Clock Minimum pulse Width Low	1.5	–	ns
tclk2q	Read Access Time with Pipeline Register	–	0.332	ns
	Read Access Time without Pipeline Register	–	2.342	ns
	Access Time with Feed-Through Write Timing	–	1.559	ns
taddrsu	Address Setup Time	0.646	–	ns
taddrhd	Address Hold Time	0.282	–	ns
tdsu	Data Setup Time	0.332	–	ns
tdhd	Data Hold Time	0.084	–	ns
tblksu	Block Select Setup Time	0.214	–	ns
tblkhd	Block Select Hold Time	0.223	–	ns
tblk2q	Block Select to Out Disable Time (when Pipe-Lined Registered is Disabled)	–	1.559	ns
tblkmpw	Block Select Minimum Pulse Width	0.218	–	ns
trdesu	Read Enable Setup Time	0.547	–	ns
trdehd	Read Enable Hold Time	0.073	–	ns
trdpleSU	Pipelined Read Enable Setup Time (A_DOUT_EN, B_DOUT_EN)	0.256	–	ns
trdplehd	Pipelined Read Enable Hold Time (A_DOUT_EN, B_DOUT_EN)	0.106	–	ns
tr2q	Asynchronous Reset to Output Propagation Delay		1.603	ns
trstrem	Asynchronous Reset Removal Time	0.522	–	ns
trstrec	Asynchronous Reset Recovery Time	0.005	–	ns
trstmpw	Asynchronous Reset Minimum Pulse Width	0.352	–	ns
tplrstrem	Pipelined Register Asynchronous Reset Removal Time	-0.288	–	ns
tplrstrec	Pipelined Register Asynchronous Reset Recovery Time	0.338	–	ns
tplrstmpw	Pipelined Register Asynchronous Reset Minimum Pulse Width	0.33	–	ns
tsrstsu	Synchronous Reset Setup Time	0.233	–	ns
tsrsthd	Synchronous Reset Hold Time	0.037	–	ns
twesu	Write Enable Setup Time	0.468	–	ns
twehd	Write Enable Hold Time	0.05	–	ns
Fmax	Maximum Frequency	–	300	MHz

**Table 124 • RAM1K18 – Two-Port Mode for Depth × Width Configuration 512x36**  
 Worst-Case Military Conditions:  $T_J = 125^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$ 

Parameter	Description	Speed Grade –1		Units
		Min	Max	
t <sub>cy</sub>	Clock Period	3.333	–	ns
t <sub>clkmpwh</sub>	Clock Minimum Pulse Width High	1.5	–	ns
t <sub>clkmpwl</sub>	Clock Minimum pulse Width Low	1.5	–	ns
t <sub>plcy</sub>	Pipelined Clock Period	3.333	–	ns
t <sub>plclkmpwh</sub>	Pipelined Clock Minimum Pulse Width High	1.5	–	ns
t <sub>plclkmpwl</sub>	Pipelined Clock Minimum pulse Width Low	1.5	–	ns
t <sub>clk2q</sub>	Read Access Time with Pipeline Register	–	0.346	ns
	Read Access Time without Pipeline Register	–	2.322	ns
t <sub>addr<sub>su</sub></sub>	Address Setup Time	0.323	–	ns
t <sub>addr<sub>hd</sub></sub>	Address Hold Time	0.282	–	ns
t <sub>dsu</sub>	Data Setup Time	0.348	–	ns
t <sub>dhd</sub>	Data Hold Time	0.114	–	ns
t <sub>blksu</sub>	Block Select Setup Time	0.214	–	ns
t <sub>blkhd</sub>	Block Select Hold Time	0.208	–	ns
t <sub>blk2q</sub>	Block Select to Out Disable Time (when Pipe-Lined Registered is Disabled)	–	2.322	ns
t <sub>blkmpw</sub>	Block Select Minimum Pulse Width	0.218	–	ns
t <sub>rdesu</sub>	Read Enable Setup Time	0.463	–	ns
t <sub>rdehd</sub>	Read Enable Hold Time	0.173	–	ns
t <sub>rdplesu</sub>	Pipelined Read Enable Setup Time (A_DOUT_EN, B_DOUT_EN)	0.256	–	ns
t <sub>rdplehd</sub>	Pipelined Read Enable Hold Time (A_DOUT_EN, B_DOUT_EN)	0.106	–	ns
t <sub>r2q</sub>	Asynchronous Reset to Output Propagation Delay	–	1.561	ns
t <sub>rstrem</sub>	Asynchronous Reset Removal Time	0.522	–	ns
t <sub>rstrec</sub>	Asynchronous Reset Recovery Time	0.005	–	ns
t <sub>rstmpw</sub>	Asynchronous Reset Minimum Pulse Width	0.352	–	ns
t <sub>plrstrem</sub>	Pipelined Register Asynchronous Reset Removal Time	-0.288	–	ns
t <sub>plrstrec</sub>	Pipelined Register Asynchronous Reset Recovery Time	0.338	–	ns
t <sub>plrstmpw</sub>	Pipelined Register Asynchronous Reset Minimum Pulse Width	0.33	–	ns
t <sub>srsts<sub>su</sub></sub>	Synchronous Reset Setup Time	0.233	–	ns
t <sub>srsth<sub>d</sub></sub>	Synchronous Reset Hold Time	0.037	–	ns
t <sub>wesu</sub>	Write Enable Setup Time	0.402	–	ns

**Table 129 • uSRAM (RAM256x4) in 256x4 Mode**  
 Worst-Case Military Conditions:  $T_J = 125^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$  (continued)

Parameter	Description	Speed Grade -1		Units
		Min	Max	
trdenhd	Read Enable Hold Time	0.059	–	ns
tblkstu	Read Block Select Setup Time	1.898	–	ns
tblkhd	Read Block Select Hold Time	-0.671	–	ns
tblk2q	Read Block Select to Out Disable Time (when Pipe-Lined Registered is Disabled)	–	2.166	ns
trstrem	Read Asynchronous Reset Removal Time (Pipelined Clock)	-0.15	–	ns
	Read Asynchronous Reset Removal Time (Non-Pipelined Clock)	0.047	–	ns
trstrec	Read Asynchronous Reset Recovery Time (Pipelined Clock)	0.524	–	ns
	Read Asynchronous Reset Recovery Time (Non-Pipelined Clock)	0.244	–	ns
tr2q	Read Asynchronous Reset to Output Propagation Delay (With Pipe-Line Register Enabled)	–	0.863	ns
tsrstsu	Read Synchronous Reset Setup Time	0.279	–	ns
tsrsthd	Read Synchronous Reset Hold Time	0.062	–	ns
tccy	Write Clock Period	4	–	ns
tcclkmpwh	Write Clock Minimum Pulse Width High	1.8	–	ns
tcclkmpwl	Write Clock Minimum Pulse Width Low	1.8	–	ns
tblkcsu	Write Block Setup Time	0.417	–	ns
tblkchd	Write Block Hold Time	0.007	–	ns
tdincsu	Write Input Data setup Time	0.104	–	ns
tdinchd	Write Input Data hold Time	0.142	–	ns
taddrcsu	Write Address Setup Time	0.091	–	ns
taddrchd	Write Address Hold Time	0.253	–	ns
twecsu	Write Enable Setup Time	0.41	–	ns
twechd	Write Enable Hold Time	-0.027	–	ns
fmax	Maximum Frequency	–	250	MHz

**Table 130 • uSRAM (RAM512x2) in 512x2 Mode**  
 Worst-Case Military Conditions:  $T_J = 125^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$

Parameter	Description	Speed Grade -1		Units
		Min	Max	
tcy	Read Clock Period	4	–	ns
tclkmpwh	Read Clock Minimum Pulse Width High	1.8	–	ns



**Table 131 • uSRAM (RAM1024x1) in 1024x1 Mode**  
 Worst-Case Military Conditions:  $T_J = 125^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$  (continued)

Parameter	Description	Speed Grade -1		Units
		Min	Max	
tr2q	Read Asynchronous Reset to Output Propagation Delay (With Pipe-Line Register Enabled)	–	0.862	ns
tsrstu	Read Synchronous Reset Setup Time	0.279	–	ns
tsrsthd	Read Synchronous Reset Hold Time	0.062	–	ns
tccy	Write Clock Period	4	–	ns
tcclkmpwh	Write Clock Minimum Pulse Width High	1.8	–	ns
tcclkmpwl	Write Clock Minimum Pulse Width Low	1.8	–	ns
tblksu	Write Block Setup Time	0.417	–	ns
tblkhd	Write Block Hold Time	0.007	–	ns
tdincsu	Write Input Data setup Time	0.003	–	ns
tdinchd	Write Input Data hold Time	0.142	–	ns
taddrcsu	Write Address Setup Time	0.091	–	ns
taddrchd	Write Address Hold Time	0.255	–	ns
twecsu	Write Enable Setup Time	0.41	–	ns
twechd	Write Enable Hold Time	-0.027	–	ns
fmax	Maximum Frequency	–	250	MHz

## 19. Mathblock Timing Characteristics

The fundamental building block in any digital signal processing algorithm is the multiply-accumulate function. Each IGLOO2 and SmartFusion2 SoC mathblock supports 18x18 signed multiplication, dot product, and built-in addition, subtraction, and accumulation units to combine multiplication results efficiently.

**Table 145 • Mathblocks With All Registers Used**  
 Worst-Case Military Conditions:  $T_J = 125^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$

Mathblock With All Registers Used		Speed Grade -1		Units
Parameter	Description	Min	Max	
TMISU	Input, Control Register Setup time	0.149	–	ns
TMIHD	Input, Control Register Hold time	0.08	–	ns
TMOCDINSU	CDIN Input Setup time	1.68	–	ns
TMOCDINH	CDIN Input Hold time	-0.419	–	ns
TMSRSTENSU	Synchronous Reset/Enable Setup time	0.185	–	ns
TMSRSTENHD	Synchronous Reset/Enable Hold time	0.011	–	ns
TMARSTREM	Asynchronous Reset Removal time	0	–	ns
TMARSTREC	Asynchronous Reset Recovery time	0.088	–	ns
TMOCQ	Output Register Clock to Out delay	–	0.232	ns
TMCLKMP	CLK Minimum period	2.245	–	ns

**Table 146 • Mathblock With Input Bypassed and Output Registers Used**  
 Worst-Case Military Conditions:  $T_J = 125^\circ\text{C}$ ,  $V_{DD} = 1.14\text{ V}$

Mathblock With Input Bypassed and Output Registers Used		Speed Grade -1		Units
Parameter	Description	Min	Max	
TMOSU	Output Register Setup time	2.294	–	ns
TMOHD	Output Register Hold time	-0.444	–	ns
TMOCDINSU	CDIN Input Setup time	1.68	–	ns
TMOCDINH	CDIN Input Hold time	-0.419	–	ns
TMSRSTENSU	Synchronous Reset/Enable Setup time	0.115	–	ns
TMSRSTENHD	Synchronous Reset/Enable Hold time	0.011	–	ns
TMARSTREM	Asynchronous Reset Removal time	0	–	ns
TMARSTREC	Asynchronous Reset Recovery time	0.014	–	ns
TMOCQ	Output Register Clock to Out delay	–	0.232	ns
TMCLKMP	CLK Minimum period	2.179	–	ns

**Table 164 • SPI Characteristics**

 Worst-Case Military Conditions:  $T_J = 125^{\circ}\text{C}$ ,  $V_{DD} = 1.14\text{ V}$  (continued)

Symbol	Description	Conditions	All Devices/Speed Grades			Unit	Notes
			Min	Typ	Max		
sp3	<b>SPI_[0 1]_CLK minimum pulse width low</b>						
	SPI_[0 1]_CLK = PCLK/2	–	6	–	–	ns	–
	SPI_[0 1]_CLK = PCLK/4	–	12.05	–	–	ns	–
	SPI_[0 1]_CLK = PCLK/8	–	24.1	–	–	ns	–
	SPI_[0 1]_CLK = PCLK/16	–	0.05	–	–	$\mu\text{s}$	–
	SPI_[0 1]_CLK = PCLK/32	–	0.095	–	–	$\mu\text{s}$	–
	SPI_[0 1]_CLK = PCLK/64	–	0.195	–	–	$\mu\text{s}$	–
	SPI_[0 1]_CLK = PCLK/128	–	0.385	–	–	$\mu\text{s}$	–
sp4	SPI_[0 1]_CLK, SPI_[0 1]_DO, SPI_[0 1]_SS rise time (10%-90%)	I/O Configuration: LVCMOS 2.5 V- 8mA AC Loading: 35pF Test Conditions: Typical Voltage, 25°C	–	2.77	–	ns	1
sp5	SPI_[0 1]_CLK, SPI_[0 1]_DO, SPI_[0 1]_SS fall time (10%-90%)	I/O Configuration: LVCMOS 2.5 V- 8mA AC Loading: 35pF Test Conditions: Typical Voltage, 25°C	–	2.90 6	–	ns	1
<b>SPI Master Configuration</b>							
sp6m	SPI_[0 1]_DO setup time	–	$(\text{SPI}_x\_CLK\_period/2) - 3.0$	–	–	ns	2
sp7m	SPI_[0 1]_DO hold time	–	$(\text{SPI}_x\_CLK\_period/2) - 2.5$	–	–	ns	2
sp8m	SPI_[0 1]_DI setup time	–	8	–	–	ns	2
sp9m	SPI_[0 1]_DI hold time	–	2.5	–	–	ns	2
<b>SPI Slave Configuration</b>							
sp6s	SPI_[0 1]_DO setup time	–	$(\text{SPI}_x\_CLK\_period/2) - 12.0$	–	–	ns	2
sp7s	SPI_[0 1]_DO hold time	–	$(\text{SPI}_x\_CLK\_period/2) + 3.0$	–	–	ns	2
sp8s	SPI_[0 1]_DI setup time	–	2	–	–	ns	2

## **Safety Critical, Life Support, and High-Reliability Applications Policy**

The products described in this advance status document may not have completed the Microsemi qualification process. Products may be amended or enhanced during the product introduction and qualification process, resulting in changes in device functionality or performance. It is the responsibility of each customer to ensure the fitness of any product (but especially a new product) for a particular purpose, including appropriateness for safety-critical, life-support, and other high-reliability applications. Consult the Microsemi SoC Products Group Terms and Conditions for specific liability exclusions relating to life-support applications.

For more information covering all of the SoC Products Group's products refer to the *Reliability Report*. Microsemi also offers a variety of enhanced qualification and lot acceptance screening procedures. Contact your local *Sales* office for additional reliability information.

## **Microsemi Corporate Headquarters**

One Enterprise, Aliso Viejo, CA 92656 USA. Within the USA: +1 (949) 380-6100

Sales: +1 (949) 380-6136

Fax: +1 (949) 215-4996

*Sales.Support@Microsemi.com*



**Microsemi Corporate Headquarters**

One Enterprise, Aliso Viejo,  
CA 92656 USA

**Within the USA:** +1 (800) 713-4113

**Outside the USA:** +1 (949) 380-6100

**Sales:** +1 (949) 380-6136

**Fax:** +1 (949) 215-4996

**E-mail:** [sales.support@microsemi.com](mailto:sales.support@microsemi.com)

© 2015 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense & security, aerospace and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif., and has approximately 3,600 employees globally. Learn more at [www.microsemi.com](http://www.microsemi.com).

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.