

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details


E·XFI

2 0 0 0 0 0	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	30 MIPs
Connectivity	CANbus, I ² C, SPI, UART/USART
Peripherals	AC'97, Brown-out Detect/Reset, I ² S, LVD, POR, PWM, WDT
Number of I/O	68
Program Memory Size	144KB (48K x 24)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic30f6014at-30i-pf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams



3.0 MEMORY ORGANIZATION

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "dsPIC30F Family Reference Manual" (DS70046). For more information on the device instruction set and programming, refer to the "16-bit MCU and DSC Programmer's Reference Manual" (DS70157).

3.1 Program Address Space

The program address space is 4M instruction words. It is addressable by a 24-bit value from either the 23-bit PC, table instruction Effective Address (EA), or data space EA, when program space is mapped into data space as defined by Table 3-1. Note that the program space address is incremented by two between successive program words in order to provide compatibility with data space addressing. User program space access is restricted to the lower 4M instruction word address range (0x000000 to 0x7FFFFE) for all accesses other than TBLRD/TBLWT, which use TBLPAG<7> to determine user or configuration space access. In Table 3-1, Program Space Address Construction, bit 23 allows access to the Device ID, the Unit ID and the configuration bits. Otherwise, bit 23 is always clear.

Note: The address map shown in Figure 3-1 and Figure 3-2 is conceptual, and the actual memory configuration may vary across individual devices depending on available memory.




FIGURE 3-6: DATA SPACE WINDOW INTO PROGRAM SPACE OPERATION

Note 1: PSVPAG is an 8-bit register, containing bits <22:15> of the program space address (i.e., it defines the page in program space to which the upper half of data space is being mapped).

5.1 Interrupt Priority

The user-assignable interrupt priority (IP<2:0>) bits for each individual interrupt source are located in the Least Significant 3 bits of each nibble within the IPCx register(s). Bit 3 of each nibble is not used and is read as a '0'. These bits define the priority level assigned to a particular interrupt by the user.

Note:	The user-assignable priority levels start at
	0 as the lowest priority and level 7 as the
	highest priority.

Since more than one interrupt request source may be assigned to a specific user-assigned priority level, a means is provided to assign priority within a given level. This method is called "Natural Order Priority" and is final.

Natural order priority is determined by the position of an interrupt in the vector table, and only affects interrupt operation when multiple interrupts with the same user-assigned priority become pending at the same time.

Table 5-1 lists the interrupt numbers and interrupt sources for the dsPIC DSC device and their associated vector numbers.

- **Note 1:** The natural order priority scheme has 0 as the highest priority and 53 as the lowest priority.
 - **2:** The natural order priority number is the same as the INT number.

The ability for the user to assign every interrupt to one of seven priority levels implies that the user can assign a very high overall priority level to an interrupt with a low natural order priority. For example, the PLVD (Low-Voltage Detect) can be given a priority of 7. The INT0 (External Interrupt 0) may be assigned to priority level 1, thus giving it a very low effective priority.

INT Number	Vector Number	Interrupt Source
	Highest	Natural Order Priority
0	8	INT0 – External Interrupt 0
1	9	IC1 – Input Capture 1
2	10	OC1 – Output Compare 1
3	11	T1 – Timer1
4	12	IC2 – Input Capture 2
5	13	OC2 – Output Compare 2
6	14	T2 – Timer2
7	15	T3 – Timer3
8	16	SPI1
9	17	U1RX – UART1 Receiver
10	18	U1TX – UART1 Transmitter
11	19	ADC – ADC Convert Done
12	20	NVM – NVM Write Complete
13	21	SI2C – I ² C™ Slave Interrupt
14	22	MI2C – I ² C Master Interrupt
15	23	Input Change Interrupt
16	24	INT1 – External Interrupt 1
17	25	IC7 – Input Capture 7
18	26	IC8 – Input Capture 8
19	27	OC3 – Output Compare 3
20	28	OC4 – Output Compare 4
21	29	T4 – Timer4
22	30	T5 – Timer5
23	31	INT2 – External Interrupt 2
24	32	U2RX – UART2 Receiver
25	33	U2TX – UART2 Transmitter
26	34	SPI2
27	35	C1 – Combined IRQ for CAN1
28	36	IC3 – Input Capture 3
29	37	IC4 – Input Capture 4
30	38	IC5 – Input Capture 5
31	39	IC6 – Input Capture 6
32	40	OC5 – Output Compare 5
33	41	OC6 – Output Compare 6
34	42	OC7 – Output Compare 7
35	43	OC8 – Output Compare 8
36	44	INT3 – External Interrupt 3
37	45	INT4 – External Interrupt 4
38	46	C2 – Combined IRQ for CAN2
39-40	47-48	Reserved
41	49	DCI – Codec Transfer Done ⁽¹⁾
42	50	LVD – Low-Voltage Detect
43-53	51-61	Reserved
	Lowest	Natural Order Priority
Note 1:	Reserved of	on dsPIC30F6011A and dsPIC30F6013A

Note 1: Reserved on dsPIC30F6011A and dsPIC30F6013A because the DCI module is not available on these devices.

TABLE 5-1:INTERRUPT VECTOR TABLE

10.0 TIMER2/3 MODULE

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "dsPIC30F Family Reference Manual" (DS70046).

This section describes the 32-bit General Purpose Timer module (Timer2/3) and associated Operational modes. Figure 10-1 depicts the simplified block diagram of the 32-bit Timer2/3 module. Figure 10-2 and Figure 10-3 show Timer2/3 configured as two independent 16-bit timers, Timer2 and Timer3, respectively.

The Timer2/3 module is a 32-bit timer (which can be configured as two 16-bit timers) with selectable Operating modes. These timers are utilized by other peripheral modules, such as:

- Input Capture
- · Output Compare/Simple PWM

The following sections provide a detailed description, including setup and control registers, along with associated block diagrams for the Operational modes of the timers.

The 32-bit timer has the following modes:

- Two independent 16-bit timers (Timer2 and Timer3) with all 16-bit Operating modes (except Asynchronous Counter mode)
- Single 32-bit timer operation
- · Single 32-bit synchronous counter

Further, the following operational characteristics are supported:

- ADC event trigger
- Timer gate operation
- Selectable prescaler settings
- Timer operation during Idle and Sleep modes
- · Interrupt on a 32-bit period register match

These Operating modes are determined by setting the appropriate bit(s) in the 16-bit T2CON and T3CON SFRs.

For 32-bit timer/counter operation, Timer2 is the lsw and Timer3 is the most significant word (msw) of the 32-bit timer.

Note: For 32-bit timer operation, T3CON control bits are ignored. Only T2CON control bits are used for setup and control. Timer2 clock and gate inputs are utilized for the 32-bit timer module but an interrupt is generated with the Timer3 interrupt flag (T3IF) and the interrupt is enabled with the Timer3 interrupt enable bit (T3IE).

16-bit Timer Mode: In the 16-bit mode, Timer2 and Timer3 can be configured as two independent 16-bit timers. Each timer can be set up in either 16-bit Timer mode or 16-bit Synchronous Counter mode. See **Section 9.0 "Timer1 Module"**, Timer1 Module for details on these two Operating modes.

The only functional difference between Timer2 and Timer3 is that Timer2 provides synchronization of the clock prescaler output. This is useful for high frequency external clock inputs.

32-bit Timer Mode: In the 32-bit Timer mode, the timer increments on every instruction cycle, up to a match value preloaded into the combined 32-bit Period register PR3/PR2, then resets to '0' and continues to count.

For synchronous 32-bit reads of the Timer2/Timer3 pair, reading the Isw (TMR2 register) will cause the msw to be read and latched into a 16-bit holding register, termed TMR3HLD.

For synchronous 32-bit writes, the holding register (TMR3HLD) must first be written to. When followed by a write to the TMR2 register, the contents of TMR3HLD will be transferred and latched into the MSB of the 32-bit timer (TMR3).

32-bit Synchronous Counter Mode: In the 32-bit Synchronous Counter mode, the timer increments on the rising edge of the applied external clock signal which is synchronized with the internal phase clocks. The timer counts up to a match value preloaded in the combined 32-bit period register PR3/PR2, then resets to '0' and continues.

When the timer is configured for the Synchronous Counter mode of operation and the CPU goes into the Idle mode, the timer will stop incrementing unless the the TSIDL bit (T2CON<13>) = 0. If TSIDL = 1, the timer module logic will resume the incrementing sequence upon termination of the CPU Idle mode.

15.0 I²C[™] MODULE

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "dsPIC30F Family Reference Manual" (DS70046).

The Inter-Integrated Circuit (I^2C^{TM}) module provides complete hardware support for both Slave and Multi-Master modes of the I^2C serial communication standard, with a 16-bit interface.

This module offers the following key features:

- I²C interface supporting both master and slave operation
- I²C Slave mode supports 7-bit and 10-bit addressing
- I²C Master mode supports 7-bit and 10-bit addressing
- I²C port allows bidirectional transfers between master and slaves
- Serial clock synchronization for I²C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control)
- I²C supports multi-master operation, detects bus collision and will arbitrate accordingly

15.1 Operating Function Description

The hardware fully implements all the master and slave functions of the I^2C Standard and Fast mode specifications, as well as 7 and 10-bit addressing.

Thus, the l^2C module can operate either as a slave or a master on an l^2C bus.

15.1.1 VARIOUS I²C MODES

The following types of I²C operation are supported:

- I²C slave operation with 7-bit addressing
- I²C slave operation with 10-bit addressing
- I²C master operation with 7-bit or 10-bit addressing

See the I²C programmer's model in Figure 15-1.

15.1.2 PIN CONFIGURATION IN I²C MODE

 $\mathsf{I}^2\mathsf{C}$ has a 2-pin interface: the SCL pin is clock and the SDA pin is data.

15.1.3 I²C REGISTERS


I2CCON and I2CSTAT are control and status registers, respectively. The I2CCON register is readable and writable. The lower 6 bits of I2CSTAT are read only. The remaining bits of the I2CSTAT are read/write.

I2CRSR is the shift register used for shifting data, whereas I2CRCV is the buffer register to which data bytes are written, or from which data bytes are read. I2CRCV is the receive buffer as shown in Figure 15-1. I2CTRN is the transmit register to which bytes are written during a transmit operation, as shown in Figure 15-2.

The I2CADD register holds the slave address. A status bit, ADD10, indicates 10-bit Address mode. The I2CBRG acts as the Baud Rate Generator (BRG) reload value.

In receive operations, I2CRSR and I2CRCV together form a double-buffered receiver. When I2CRSR receives a complete byte, it is transferred to I2CRCV and an interrupt pulse is generated. During transmission, the I2CTRN is not double-buffered.

Note: Following a Restart condition in 10-bit mode, the user only needs to match the first 7-bit address.



NOTES:

19.9 Module Power-down Modes

The module has 2 internal Power modes.

When the ADON bit is '1', the module is in Active mode; it is fully powered and functional.

When ADON is '0', the module is in Off mode. The digital and analog portions of the circuit are disabled for maximum current savings.

In order to return to the Active mode from Off mode, the user must wait for the ADC circuitry to stabilize.

19.10 ADC Operation During CPU Sleep and Idle Modes

19.10.1 ADC OPERATION DURING CPU SLEEP MODE

When the device enters Sleep mode, all clock sources to the module are shutdown and stay at logic '0'.

If Sleep occurs in the middle of a conversion, the conversion is aborted. The converter will not continue with a partially completed conversion on exit from Sleep mode.

Register contents are not affected by the device entering or leaving Sleep mode.

The ADC module can operate during Sleep mode if the ADC clock source is set to RC (ADRC = 1). When the RC clock source is selected, the ADC module waits one instruction cycle before starting the conversion. This allows the SLEEP instruction to be executed which eliminates all digital switching noise from the conversion. When the conversion is complete, the CONV bit will be cleared and the result loaded into the ADCBUF register.

If the ADC interrupt is enabled, the device will wake-up from Sleep. If the ADC interrupt is not enabled, the ADC module will then be turned off, although the ADON bit will remain set.

19.10.2 ADC OPERATION DURING CPU IDLE MODE

The ADSIDL bit selects if the module will stop on Idle or continue on Idle. If ADSIDL = 0, the module will continue operation on assertion of Idle mode. If ADSIDL = 1, the module will stop on Idle.

19.11 Effects of a Reset

A device Reset forces all registers to their Reset state. This forces the ADC module to be turned off, and any conversion and sampling sequence is aborted. The values that are in the ADCBUF registers are not modified. The ADC Result register will contain unknown data after a Power-on Reset.

19.12 Output Formats

The ADC result is 12 bits wide. The data buffer RAM is also 12 bits wide. The 12-bit data can be read in one of four different formats. The FORM<1:0> bits select the format. Each of the output formats translates to a 16-bit result on the data bus.

RAM Contents:					d11	d10	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00
Read to Bus:																
Signed Fractional	d11	d10	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00	0	0	0	0
					1						1				1	11
Fractional	d11	d10	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00	0	0	0	0
					<u> </u>						Į				Į	<u> </u>]
Signed Integer	d11	d11	d11	d11	d11	d10	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00
					1						Į				Į	ļ]
Integer	0	0	0	0	d11	d10	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00
					I											

20.0 SYSTEM INTEGRATION

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "dsPIC30F Family Reference Manual" (DS70046). For more information on the device instruction set and programming, refer to the "16-bit MCU and DSC Programmer's Reference Manual" (DS70157).

There are several features intended to maximize system reliability, minimize cost through elimination of external components, provide power-saving operating modes and offer code protection:

- Oscillator Selection
- Reset
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Programmable Brown-out Reset (BOR)
- Watchdog Timer (WDT)
- Low Voltage Detect
- Power-Saving modes (Sleep and Idle)
- Code Protection
- · Unit ID Locations
- In-Circuit Serial Programming (ICSP)

dsPIC30F devices have a Watchdog Timer, which is permanently enabled via the Configuration bits or can be software controlled. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a delay on power-up only, designed to keep the part in Reset while the power supply stabilizes. With these two timers on-chip, most applications need no external Reset circuitry.

Sleep mode is designed to offer a very low-current Power-Down mode. The user can wake-up from Sleep through external Reset, Watchdog Timer Wake-up or through an interrupt. Several oscillator options are also made available to allow the part to fit a wide variety of applications. In the Idle mode, the clock sources are still active, but the CPU is shut-off. The RC oscillator option saves system cost, while the LP crystal option saves power.

20.1 Oscillator System Overview

The dsPIC30F oscillator system has the following modules and features:

- Various external and internal oscillator options as clock sources
- An on-chip PLL to boost internal operating frequency
- A clock switching mechanism between various clock sources
- Programmable clock postscaler for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and takes fail-safe measures
- Oscillator Control register (OSCCON)
- · Configuration bits for main oscillator selection

Configuration bits determine the clock source upon Power-on Reset (POR) and Brown-out Reset (BOR). Thereafter, the clock source can be changed between permissible clock sources. The OSCCON register controls the clock switching and reflects system clock related status bits.

Table 20-1 provides a summary of the dsPIC30F oscillator operating modes. A simplified diagram of the oscillator system is shown in Figure 20-1.




FIGURE 20-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1




FIGURE 20-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2




Table 20-5 shows the Reset conditions for the RCON register. Since the control bits within the RCON register are R/W, the information in the table implies that all the bits are negated prior to the action specified in the condition column.

Program Counter	TRAPR	IOPUWR	EXTR	SWR	WDTO	IDLE	SLEEP	POR	BOR		
0x000000	0	0	0	0	0	0	0	1	1		
0x000000	0	0	0	0	0	0	0	0	1		
0x000000	0	0	1	0	0	0	0	0	0		
0x000000	0	0	0	1	0	0	0	0	0		
0x000000	0	0	1	0	0	0	1	0	0		
0x000000	0	0	1	0	0	1	0	0	0		
0x000000	0	0	0	0	1	0	0	0	0		
PC + 2	0	0	0	0	1	0	1	0	0		
PC + 2 ⁽¹⁾	0	0	0	0	0	0	1	0	0		
0x000004	0	0	0	0	0	0	0	0	0		
0x000000	1	0	0	0	0	0	0	0	0		
0x000000	0	1	0	0	0	0	0	0	0		
	Counter 0x000000 PC + 2 PC + 2 ⁽¹⁾ 0x0000004 0x000000	Counter IRAPR 0x000000 0 PC + 2 0 PC + 2 ⁽¹⁾ 0 0x000000 1	Counter IRAPR IOPOWR 0x000000 0 0 0x0000004 0 0	Counter IRAPR IOPOWR EXTR 0x000000 0 0 0 0x000000 0 0 0 0x000000 0 0 0 0x000000 0 0 1 0x000000 0 0 0 0x000000 0 0 1 0x000000 0 0 1 0x000000 0 0 1 0x000000 0 0 0 PC + 2 0 0 0 0x000004 0 0 0 0x000000 1 0 0	Counter IRAPR IOPOWR EXTR SWR 0x000000 0 0 0 0 0x000000 0 0 1 0 0x000000 0 0 0 0 PC + 2 0 0 0 0 PC + 2 ⁽¹⁾ 0 0 0 0 0x000000 1 0 0 0	Counter IRAPR IOPOWR EXTR SWR WDTO 0x000000 0 0 0 0 0 0 0x000000 0 0 0 1 0 0 0x000000 0 0 1 0 0 0 0x000000 0 0 1 0 0 0 0x000000 0 0 0 1 0 0 0x000000 0 0 0 0 1 0 0 PC + 2 ⁽¹⁾ 0 0 0 0 0 0 0 0x000000 1 0 0 0 0 0 0	Counter IRAPR IOPOWR EXTR SWR WDTO IDLE 0x000000 0 0 0 0 0 0 0 0x000000 0 0 0 1 0 0 0 0x000000 0 0 1 0 0 0 0 0x000000 0 0 1 0 0 0 0 0x000000 0 0 1 0 0 1 0 PC + 2 0 0 0 0 0 0 0 0x0000004 0 0 0 0 0 0 0 0x0000000 1 0 0	Counter IRAPR IOPOWR EXIR SWR WDIO IDLE SLEEP 0x000000 0 0 0 0 0 0 0 0 0x000000 0 0 0 0 0 0 0 0 0x000000 0 0 0 0 0 0 0 0 0x000000 0 0 1 0 0 0 0 0x000000 0 0 1 0 0 0 0 0x000000 0 0 1 0 0 1 0 0x000000 0 0 1 0 0 1 0 0x000000 0 0 1 0 0 1 0 0 PC + 2 0 0 0 0 0 0 1 0 0x000004 0 0 0 0 0 0	Counter IRAPR IOPOWR EXIR SWR WDIO IDLE SLEEP POR 0x000000 0 0 0 0 0 0 1 0x000000 0 0 0 0 0 0 0 1 0x000000 0 0 0 0 0 0 0 0 0x000000 0 0 1 0 0 0 0 0 0x000000 0 0 1 0 0 0 0 0 0x000000 0 0 1 0 0 0 0 0x000000 0 0 1 0 0 0 0 0 0x000000 0 0 1 0 0 1 0 0 0 0x000000 0 0 0 0 0 1 0 0 0 PC + 2 ⁽¹⁾ <td< td=""></td<>		

TABLE 20-5: INITIALIZATION CONDITION FOR RCON REGISTER CASE 1

Note 1: When the wake-up is due to an enabled interrupt, the PC is loaded with the corresponding interrupt vector.

Table 20-6 shows a second example of the bit conditions for the RCON register. In this case, it is not assumed the user has set/cleared specific bits prior to action specified in the condition column.

TABLE 20-6: INITIALIZATION CONDITION FOR RCON REGISTER CASE 2

Program Counter	TRAPR	IOPUWR	EXTR	SWR	WDTO	IDLE	SLEEP	POR	BOR
0x000000	0	0	0	0	0	0	0	1	1
0x000000	u	u	u	u	u	u	u	0	1
0x000000	u	u	1	0	0	0	0	u	u
0x000000	u	u	0	1	0	0	0	u	u
0x000000	u	u	1	u	0	0	1	u	u
0x000000	u	u	1	u	0	1	0	u	u
0x000000	u	u	0	0	1	0	0	u	u
PC + 2	u	u	u	u	1	u	1	u	u
PC + 2 ⁽¹⁾	u	u	u	u	u	u	1	u	u
0x000004	u	u	u	u	u	u	u	u	u
0x000000	1	u	u	u	u	u	u	u	u
0x000000	u	1	u	u	u	u	u	u	u
	Counter 0x000000 0x000004 0x0000004	Counter IRAPR 0x000000 0 0x000000 u 0x0000004 u	Counter IRAPR IOPOWR 0x000000 0 0 0x000000 u u 0x000000 u u	Counter IRAPR IOPOWR EXTR 0x000000 0 0 0 PC + 2 0 0 0 0x000004 0 0 0 0x000005 0 0 0 0x000000 0 0 0 0x000004 0 0 0	Counter IRAPR IOPOWR EXTR SWR 0x000000 0 0 0 0 PC + 2 0 0 0 0 0x000004 0 0 0 0 0x0000004 0 0 0 0	Counter IRAPR IOPOWR EXTR SWR WDTO 0x000000 0 0 0 0 0 0x000000 0u u u u u 0x000000 u u u 0 0 0x000000 u u u u 1 PC + 2 ⁽¹⁾ u u u u u 0x000004 u u u u u	Counter IRAPR IOPOWR EXIR SWR WDIO IDLE 0x000000 0 0 0 0 0 0 0x000000 0u uu uu uu uu uu 0x000000 uu uu uu uu uu uu 0x000000 uu uu uu uu uu uu 0x000000 uu uu 0 1 0 0 0x000000 uu uu 1 uu 0 0 0x000000 uu uu 1 uu 0 1 0x000000 uu uu 1 uu 0 1 0x000000 uu uu uu uu 1 uu PC + 2 ⁽¹⁾ uu uu uu uu uu uu 0x000000 1 uu uu uu uu uu 0x000000 1 uu<	Counter IRAPR IOPOWR EXTR SWR WDTO IDE SLEEP 0x000000 0 0 0 0 0 0 0 0 0x000000 u u u u u u u u 0x000000 u u u u u u u 0x000000 u u u u u u u 0x000000 u u u n n n n 0x000000 u u n n n n n 0x000	CounterIRAPRIOPOWREXTRSWRWDTOIDLESLEEPPOR0x000000000000110x000000uuuuuuu00x000000uu1000010x000000uu1000100x000000uu1u00110x000000uu1u00110x000000uu1u00100x000000uu1u01000x000000uu0010010x000000uuuuu1u10x000000uuuuu1u10x000000uuuuuuuu0x000000uuuuuuuu0x000000uuuuuuuuu0x000004uuuuuuuuuu0x0000001uuuuuuuuu0x0000001uuuuuuuuu0x0000001

Legend: u = unchanged

Note 1: When the wake-up is due to an enabled interrupt, the PC is loaded with the corresponding interrupt vector.

21.0 INSTRUCTION SET SUMMARY

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "dsPIC30F Family Reference Manual" (DS70046). For more information on the device instruction set and programming, refer to the "16-bit MCU and DSC Programmer's Reference Manual" (DS70157).

The dsPIC30F instruction set adds many enhancements to the previous PIC MCU instruction sets, while maintaining an easy migration from PIC MCU instruction sets.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word divided into an 8-bit opcode which specifies the instruction type, and one or more operands which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- Word or byte-oriented operations
- · Bit-oriented operations
- · Literal operations
- DSP operations
- Control operations

Table 21-1 shows the general symbols used in describing the instructions.

The dsPIC30F instruction set summary in Table 21-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand which is typically a register 'Wb' without any address modifier
- The second source operand which is typically a register 'Ws' with or without an address modifier
- The destination of the result which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value 'f'
- The destination, which could either be the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/ shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand which is a register 'Wb' without any address modifier
- The second source operand which is a literal value
- The destination of the result (only if not the same as the first source operand) which is typically a register 'Wd' with or without an address modifier

The MAC class of DSP instructions may use some of the following operands:

- The accumulator (A or B) to be used (required operand)
- The W registers to be used as the two operands
- · The X and Y address space prefetch operations
- · The X and Y address space prefetch destinations
- · The accumulator write back destination

The other DSP instructions do not involve any multiplication, and may include:

- The accumulator to be used (required)
- The source or destination operand (designated as Wso or Wdo, respectively) with or without an address modifier
- The amount of shift specified by a W register 'Wn' or a literal value

The control instructions may use some of the following operands:

- A program memory address
- The mode of the table read and table write instructions

Field	Description
Wb	Base W register ∈ {W0W15}
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }
Wm,Wn	Dividend, Divisor working register pair (direct addressing)
Wm*Wm	Multiplicand and Multiplier working register pair for Square instructions ∈ {W4 * W4,W5 * W5,W6 * W6,W7 * W7}
Wm*Wn	Multiplicand and Multiplier working register pair for DSP instructions ∈ {W4 * W5,W4 * W6,W4 * W7,W5 * W6,W5 * W7,W6 * W7}
Wn	One of 16 working registers ∈ {W0W15}
Wnd	One of 16 destination working registers ∈ {W0W15}
Wns	One of 16 source working registers ∈ {W0W15}
WREG	W0 (working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }
Wx	X data space prefetch address register for DSP instructions ∈ {[W8] + = 6, [W8] + = 4, [W8] + = 2, [W8], [W8] - = 6, [W8] - = 4, [W8] - = 2, [W9] + = 6, [W9] + = 4, [W9] + = 2, [W9], [W9] - = 6, [W9] - = 4, [W9] - = 2, [W9 + W12],none}
Wxd	X data space prefetch destination register for DSP instructions ∈ {W4W7}
Wy	Y data space prefetch address register for DSP instructions ∈ {[W10] + = 6, [W10] + = 4, [W10] + = 2, [W10], [W10] - = 6, [W10] - = 4, [W10] - = 2, [W11] + = 6, [W11] + = 4, [W11] + = 2, [W11], [W11] - = 6, [W11] - = 4, [W11] - = 2, [W11 + W12], none}
Wyd	Y data space prefetch destination register for DSP instructions ∈ {W4W7}

TABLE 21-1: SYMBOLS USED IN OPCODE DESCRIPTIONS (CONTINUED)

DC CHA		Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended						
Param No.	Symbol	Characteristic	Conditions					
	Vol	Output Low Voltage ⁽²⁾						
DO10		I/O ports	—	—	0.6	V	IOL = 8.5 mA, VDD = 5V	
			_	_	0.15	V	IOL = 2.0 mA, VDD = 3V	
DO16		OSC2/CLKOUT	—	—	0.6	V	IOL = 1.6 mA, VDD = 5V	
		(RC or EC Osc mode)	_		0.72	V	IOL = 2.0 mA, VDD = 3V	
	Voн	Output High Voltage ⁽²⁾						
DO20		I/O ports	Vdd - 0.7		_	V	Іон = -3.0 mA, Vdd = 5V	
			VDD - 0.2	_	_	V	Іон = -2.0 mA, Vdd = 3V	
DO26		OSC2/CLKOUT	Vdd - 0.7	_	_	V	Іон = -1.3 mA, Vdd = 5V	
		(RC or EC Osc mode)	Vdd - 0.1	—	_	V	Iон = -2.0 mA, Vdd = 3V	
		Capacitive Loading Specs on Output Pins ⁽²⁾						
DO50	Cosc2	OSC2/SOSC2 pin	_	_	15	pF	In XTL, XT, HS and LP modes when external clock is used to drive OSC1.	
DO56	Сю	All I/O pins and OSC2	—	—	50	pF	RC or EC Osc mode	
DO58	Св	SCL, SDA	—	—	400	pF	In l ² C™ mode	

TABLE 23-9: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: These parameters are characterized but not tested in manufacturing.

FIGURE 23-1: LOW-VOLTAGE DETECT CHARACTERISTICS




FIGURE 23-8: TYPE A, B AND C TIMER EXTERNAL CLOCK TIMING CHARACTERISTICS




TABLE 23-23: TYPE A TIMER (TIMER1) EXTERNAL CLOCK TIMING REQUIREMENTS⁽¹⁾

					Standard Operating Conditions: 2.5V to 5.5V(unless otherwise stated)Operating temperature-40°C ≤TA ≤+85°C for Industrial-40°C ≤TA ≤+125°C for Extended							
Param No.	Symbol	Charact	eristic		Min	Тур	Max	Units	Conditions			
TA10	ТтхН	TxCK High Time	Synchro no presc		0.5 Tcy + 20	—	—	ns	Must also meet parameter TA15			
			Synchro with pres		10	—	—	ns				
			Asynchr	onous	10	_	—	ns				
TA11	TTXL	TxCK Low Time	Synchronous, no prescaler Synchronous, with prescaler		0.5 TCY + 20	_	—	ns	Must also meet parameter TA15			
					10	_	—	ns				
			Asynchr	onous	10			ns				
TA15	ΤτχΡ	TxCK Input Period	Synchro no presc		Tcy + 10	_	—	ns				
			Synchro with pres		Greater of: 20 ns or (Tcy + 40)/N	—	—	—	N = prescale value (1, 8, 64, 256)			
			Asynchr	onous	20	_	_	ns				
OS60	Ft1	SOSC1/T1CK oscil frequency range (or by setting bit TCS (scillator enabled		DC	—	50	kHz				
TA20	TCKEXTMRL	Delay from Externa Edge to Timer Incre		lock	0.5 TCY	_	1.5 Тсү					

Note 1: Timer1 is a Type A.




TABLE 23-26: INPUT CAPTURE TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.5V to 5.5V(unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for Industrial $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for Extended							
Param No. Symbol Character			ristic ⁽¹⁾	Min	Мах	Units	Conditions			
IC10	TccL	ICx Input Low Time	No Prescaler	0.5 Tcy + 20		ns				
			With Prescaler	10	—	ns				
IC11	TccH	ICx Input High Time	No Prescaler	0.5 Tcy + 20	_	ns				
			With Prescaler	10	_	ns				
IC15	TccP	ICx Input Period		(2 Tcy + 40)/N	—	ns	N = prescale value (1, 4, 16)			

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 23-10: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS




TABLE 23-27: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

АС СНА	ISTICS	Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended							
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ ⁽²⁾ Max Units Conditions						
OC10	TccF	OCx Output Fall Time	_	—	_	ns	See Parameter DO32		
OC11	TccR	OCx Output Rise Time	— — ns See Parameter DO31						

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.





FIGURE 23-17: SPI MODULE SLAVE MODE (CKE = 1) TIMING CHARACTERISTICS

64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX
Number of Leads	N	64		
Lead Pitch	е	0.50 BSC		
Overall Height	А	_	_	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	_	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1	1.00 REF		
Foot Angle	φ	0°	3.5°	7°
Overall Width	E	12.00 BSC		
Overall Length	D	12.00 BSC		
Molded Package Width	E1	10.00 BSC		
Molded Package Length	D1	10.00 BSC		
Lead Thickness	С	0.09	_	0.20
Lead Width	b	0.17	0.22	0.27
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085B

Т

Table Instruction Operation Summary 51 Temperature and Voltage Specifications 53				
AC				
Timer1 Module				
16-bit Asynchronous Counter Mode67				
16-bit Synchronous Counter Mode67				
16-bit Timer Mode67				
Gate Operation68				
Interrupt68				
Operation During Sleep Mode68				
Prescaler				
Real-Time Clock68				
Interrupts69				
Oscillator Operation				
Register Map70				
Timer2 and Timer3 Selection Mode				
Timer2/3 Module71				
16-bit Timer Mode71				
32-bit Synchronous Counter Mode71				
32-bit Timer Mode				
ADC Event Trigger74				
Gate Operation				
Interrupt				
Operation During Sleep Mode				
Register Map				
Timer Prescaler				
Timer4/5 Module				
Register Map79				
Timing Characteristics				
ADC				
Low-speed (ASAM = 0, SSRC = 000)				
Band Gap Start-up Time 190				
CAN Module I/O207				
CAN Module I/O				
CAN Module I/O				
CAN Module I/O				
CAN Module I/O				
CAN Module I/O				
CAN Module I/O				
CAN Module I/O				
CAN Module I/O 207 CLKOUT and I/O 187 DCI Module 197 AC-Link Mode 195 External Clock 183 I ² C Bus Data 203 Slave Mode 205				
CAN Module I/O 207 CLKOUT and I/O 187 DCI Module 197 Multichannel, I ² S Modes 195 External Clock 183 I ² C Bus Data 203				
CAN Module I/O 207 CLKOUT and I/O 187 DCI Module 197 AC-Link Mode 195 External Clock 183 I ² C Bus Data 203 Slave Mode 205				
CAN Module I/O 207 CLKOUT and I/O 187 DCI Module 197 AC-Link Mode 195 External Clock 183 I ² C Bus Data 203 Slave Mode 205 I ² C Bus Start/Stop Bits Master Mode Master Mode 203 Slave Mode 203				
CAN Module I/O 207 CLKOUT and I/O 187 DCI Module 197 AC-Link Mode 195 External Clock 183 I ² C Bus Data 203 Slave Mode 205 I ² C Bus Start/Stop Bits Master Mode 203 203				
CAN Module I/O 207 CLKOUT and I/O 187 DCI Module 197 AC-Link Mode 195 External Clock 183 I ² C Bus Data 203 Slave Mode 205 I ² C Bus Start/Stop Bits Master Mode Master Mode 203 Slave Mode 203				
CAN Module I/O 207 CLKOUT and I/O 187 DCI Module 197 AC-Link Mode 195 External Clock 183 I ² C Bus Data 203 Slave Mode 205 I ² C Bus Start/Stop Bits 203 Master Mode 203 Slave Mode 205 Input Capture (CAPX) 193				
CAN Module I/O 207 CLKOUT and I/O 187 DCI Module 197 AC-Link Mode 195 External Clock 183 I ² C Bus Data 203 Slave Mode 205 I ² C Bus Start/Stop Bits 203 Master Mode 203 Slave Mode 204 Master Mode 205 Input Capture (CAPX) 193 OC/PWM Module 194 Oscillator Start-up Timer 188				
CAN Module I/O 207 CLKOUT and I/O 187 DCI Module 197 AC-Link Mode 195 External Clock 183 I ² C Bus Data 203 Slave Mode 205 I ² C Bus Start/Stop Bits 203 Master Mode 203 Slave Mode 205 Input Capture (CAPX) 193 OC/PWM Module 194				
CAN Module I/O 207 CLKOUT and I/O 187 DCI Module 197 AC-Link Mode 195 External Clock 183 I ² C Bus Data 203 Master Mode 203 Slave Mode 205 Input Capture (CAPX) 193 OC/PWM Module 194 Oscillator Start-up Timer 188 Output Compare Module 193				
CAN Module I/O 207 CLKOUT and I/O 187 DCI Module 197 AC-Link Mode 195 External Clock 183 I ² C Bus Data 203 Master Mode 203 Slave Mode 205 IPUT Capture (CAPX) 193 OC/PWM Module 194 Oscillator Start-up Timer 188 Output Compare Module 193 Power-up Timer 188				
CAN Module I/O 207 CLKOUT and I/O 187 DCI Module 197 AC-Link Mode 195 External Clock 183 I ² C Bus Data 182 Master Mode 203 Slave Mode 205 IPUT Capture (CAPX) 193 OC/PWM Module 194 Oscillator Start-up Timer 188 Output Compare Module 193 Power-up Timer 188 Reset 188 SPI Module 188				
CAN Module I/O 207 CLKOUT and I/O 187 DCI Module 197 AC-Link Mode 195 External Clock 183 I ² C Bus Data 203 Master Mode 203 Slave Mode 205 IPUT Capture (CAPX) 193 OC/PWM Module 194 Oscillator Start-up Timer 188 Output Compare Module 193 Power-up Timer 188 Reset 188 SPI Module 198				
CAN Module I/O 207 CLKOUT and I/O 187 DCI Module 197 AC-Link Mode 195 External Clock 183 I ² C Bus Data 183 Master Mode 203 Slave Mode 205 IPC Bus Start/Stop Bits Master Mode Master Mode 205 Input Capture (CAPX) 193 OC/PWM Module 194 Oscillator Start-up Timer 188 Output Compare Module 193 Power-up Timer 188 Reset 188 SPI Module 198 Master Mode (CKE = 0) 198 Master Mode (CKE = 1) 199				
CAN Module I/O 207 CLKOUT and I/O 187 DCI Module 197 AC-Link Mode 197 Multichannel, I ² S Modes 195 External Clock 183 I ² C Bus Data 203 Master Mode 203 Slave Mode 205 I ² C Bus Start/Stop Bits Master Mode Master Mode 205 Input Capture (CAPX) 193 OC/PWM Module 194 Oscillator Start-up Timer 188 Output Compare Module 193 Power-up Timer 188 Reset 188 SPI Module 198 Master Mode (CKE = 0) 198 Master Mode (CKE = 1) 199 Slave Mode (CKE = 0) 200				
CAN Module I/O 207 CLKOUT and I/O 187 DCI Module 197 AC-Link Mode 195 External Clock 183 I ² C Bus Data 182 Master Mode 203 Slave Mode 205 Input Capture (CAPX) 193 OC/PWM Module 194 Oscillator Start-up Timer 188 Output Compare Module 193 Power-up Timer 188 Reset 188 SPI Module 198 Master Mode (CKE = 0) 198 Master Mode (CKE = 1) 199 Slave Mode (CKE = 1) 200 Slave Mode (CKE = 1) 201				
CAN Module I/O 207 CLKOUT and I/O 187 DCI Module 197 AC-Link Mode 195 External Clock 183 I ² C Bus Data 182 Master Mode 203 Slave Mode 205 Input Capture (CAPX) 193 OC/PWM Module 194 Oscillator Start-up Timer 188 Output Compare Module 193 Power-up Timer 188 Reset 188 SPI Module 193 Master Mode (CKE = 0) 198 Master Mode (CKE = 1) 199 Slave Mode (CKE = 1) 200 Slave Mode (CKE = 1) 201 Type A, B and C Timer External Clock 191				
CAN Module I/O 207 CLKOUT and I/O 187 DCI Module 197 AC-Link Mode 197 Multichannel, I ² S Modes 195 External Clock 183 I ² C Bus Data 203 Master Mode 203 Slave Mode 205 I ² C Bus Start/Stop Bits Master Mode Master Mode 205 Input Capture (CAPX) 193 OC/PWM Module 194 Oscillator Start-up Timer 188 Output Compare Module 193 Power-up Timer 188 Reset 188 SPI Module 193 Master Mode (CKE = 0) 198 Master Mode (CKE = 1) 199 Slave Mode (CKE = 1) 200 Slave Mode (CKE = 1) 201 Type A, B and C Timer External Clock 191 Watchdog Timer (WDT) 188				
CAN Module I/O207CLKOUT and I/O187DCI Module197AC-Link Mode195External Clock183I²C Bus Data126Master Mode203Slave Mode205I²C Bus Start/Stop Bits203Master Mode203Slave Mode205I²C Bus Start/Stop Bits193OC/PWM Module194Oscillator Start-up Timer188Output Compare Module193Power-up Timer188Reset188SPI Module199Master Mode (CKE = 0)198Master Mode (CKE = 1)199Slave Mode (CKE = 1)200Slave Mode (CKE = 1)201Type A, B and C Timer External Clock191Watchdog Timer (WDT)188Timing Diagrams180				
$\begin{array}{c c} CAN \ Module \ I/O & 207\\ CLKOUT \ and \ I/O & 187\\ DCI \ Module & 197\\ Multichannel, \ I^2 S \ Modes & 195\\ External \ Clock & 183\\ I^2 C \ Bus \ Data & 203\\ Slave \ Mode & 203\\ Slave \ Mode & 205\\ I^2 C \ Bus \ Start/Stop \ Bits & 203\\ Slave \ Mode & 205\\ Input \ Capture \ (CAPX) & 193\\ OC/PWM \ Module & 194\\ Oscillator \ Start-up \ Timer & 188\\ Qutput \ Compare \ Module & 193\\ Power-up \ Timer & 188\\ Reset & 188\\ SPI \ Module & 193\\ Master \ Mode \ (CKE = 0) & 198\\ Master \ Mode \ (CKE = 1) & 199\\ Slave \ Mode \ (CKE = 1) & 201\\ Type \ A, \ B \ and \ C \ Timer \ External \ Clock & 191\\ Watchdog \ Timer \ (WDT) & 188\\ Timing \ Diagrams \\ CAN \ Bit & 116\\ \end{array}$				
CAN Module I/O 207 CLKOUT and I/O 187 DCI Module 197 AC-Link Mode 197 Multichannel, I ² S Modes 195 External Clock 183 I ² C Bus Data 203 Master Mode 203 Slave Mode 205 I ² C Bus Start/Stop Bits Master Mode Master Mode 203 Slave Mode 205 Input Capture (CAPX) 193 OC/PWM Module 193 Power-up Timer 188 Reset 188 SPI Module 193 Master Mode (CKE = 0) 198 Master Mode (CKE = 1) 201 Type A, B and C Timer External Clock 191 </td				
CAN Module I/O 207 CLKOUT and I/O 187 DCI Module 197 AC-Link Mode 195 External Clock 183 I ² C Bus Data 183 Master Mode 203 Slave Mode 205 Input Capture (CAPX) 193 OC/PWM Module 194 Oscillator Start-up Timer 188 Output Compare Module 193 Power-up Timer 188 Reset 188 SPI Module 199 Master Mode (CKE = 0) 200 Slave Mode (CKE = 1) 201 Type A, B and C T				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				
CAN Module I/O 207 CLKOUT and I/O 187 DCI Module 197 AC-Link Mode 195 External Clock 183 I ² C Bus Data 183 Master Mode 203 Slave Mode 205 Input Capture (CAPX) 193 OC/PWM Module 194 Oscillator Start-up Timer 188 Output Compare Module 193 Power-up Timer 188 Reset 188 SPI Module 199 Master Mode (CKE = 0) 200 Slave Mode (CKE = 1) 201 Type A, B and C T				

(MCLR Not Tied to VDD), Case 1	. 154
Time-out Sequence on Power-up	
(MCLR Not Tied to VDD), Case 2	. 154
Time-out Sequence on Power-up	
(MCLR Tied to VDD)	. 154
Timing Diagrams See Timing Characteristics	
Timing Requirements	
Band Gap Start-up Time	. 190
Brown-out Reset	
CAN Module I/O	
CLKOUT and I/O	
DCI Module	
AC-Link Mode	197
Multichannel, I ² S Modes	
External Clock	
I ² C Bus Data (Master Mode)	204
l ² C Bus Data (Slave Mode)	206
Input Capture	
Oscillator Start-up Timer	
Output Compare Module	
Power-up Timer	
Reset	
Simple OC/PWM Mode	
SPI Module	. 194
	100
Master Mode (CKE = 0)	
Master Mode (CKE = 1)	
Slave Mode (CKE = 0)	
Slave Mode (CKE = 1)	
Type A Timer External Clock	
Type B Timer External Clock	
Type C Timer External Clock	
Watchdog Timer (WDT)	. 189
Timing Specifications	
External Clock Requirements	
PLL Clock	
PLL Jitter	
Trap Vectors	
Traps	
Hard and Soft	
Sources	
Address Error Trap	
Math Error Trap	
Oscillator Fail Trap	
Stack Error Trap	48

U

UART Module	
Address Detect Mode	107
Auto Baud Support	108
Baud Rate Generator	107
Enabling and Setting Up	105
Framing Error (FERR)	107
Idle Status	107
Loopback Mode	107
Operation During CPU Sleep and Idle Modes	108
Overview	
Parity Error (PERR)	107
Receive Break	107
Receive Buffer (UxRXB)	106
Receive Buffer Overrun Error (OERR Bit)	106
Receive Interrupt	106
Receiving Data	106
Receiving in 8-bit or 9-bit Data Mode	106
Reception Error Handling	106
Transmit Break	106
Transmit Buffer (UxTXB)	105

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

