



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I²C, SPI, UART/USART
Peripherals	DMA, WDT
Number of I/O	20
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 5x16b, 4x24b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VFLGA Exposed Pad
Supplier Device Package	44-MAPLGA (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mkm14z128chh5r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





4.4 Voltage and current operating ratings

Symbol	Description	Min.	Max.	Unit
V _{DD}	Digital supply voltage	-0.3	3.6	V
V _{DIO}	Digital input voltage (except RESET, EXTAL, and XTAL)	-0.3	V _{DD} + 0.3	V
V _{DTamper}	Tamper input voltage	-0.3	V _{BAT} + 0.3	V
V _{AIO}	Analog ¹ , RESET, EXTAL, and XTAL input voltage	-0.3	V _{DD} + 0.3	V
۱ _D	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
V _{DDA}	Analog supply voltage	V _{DD} – 0.3	V _{DD} + 0.3	V
V _{BAT}	RTC battery supply voltage	-0.3	3.6	V

1. Analog pins are defined as pins that do not have an associated general purpose I/O port function.

5 General

5.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.



The midpoint is V_{IL} + $(V_{IH} - V_{IL})/2$.

Figure 1. Input signal measurement reference

5.2 Nonswitching electrical specifications



Table 6. Power consumption operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I _{DD_VBAT}	Average current when VDD is OFF and LFSR and Tamper clocks set to 2 Hz.					8, 9
	• @ 3.0 V • 25 °C • -40 °C • 105 °C	_	1.3 ⁷	3 2.5 16	μΑ μΑ μΑ	

- 1. See AFE specification for IDDA.
- 50 MHz core and system clock, 25 MHz bus clock, and 25 MHz flash clock. MCG configured for FBE mode. All peripheral clocks disabled.
- 3. Should be reduced by 500 μ A.
- 4. 2 MHz core, system, bus clock, and 1 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled. Code executing while (1) loop from flash.
- 5. 2 MHz core, system and bus clock, and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks enabled but peripherals are not in active operation. Code executing while (1) loop from flash.
- 2 MHz core, system and bus clock, and 1 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled. No flash accesses; some activity on DMA & RAM assumed.
- 7. Current consumption will vary with number of CPU accesses done and is dependent on the frequency of the accesses and frequency of bus clock. Number of CPU accesses should be optimized to get optimal current value.
- 8. Includes 32 kHz oscillator current and RTC operation.
- 9. An external power switch for VBAT should be present on board to have better battery life and keep VBAT pin powered in all conditions. There is no internal power switch in RTC.

5.2.6 EMC radiated emissions operating behaviors Table 7. EMC radiated emissions operating behaviors

Symbol	Description	Frequency band (MHz)	Тур.	Unit	Notes
V _{RE1}	Radiated emissions voltage, band 1	0.15–50	14	dBµV	1, 2
V _{RE2}	Radiated emissions voltage, band 2	50–150	16	dBµV	•
V _{RE3}	Radiated emissions voltage, band 3	150–500	12	dBµV	•
V _{RE4}	Radiated emissions voltage, band 4	500-1000	5	dBµV	
V _{RE_IEC}	IEC level	0.15–1000	М	—	2, 3

- Determined according to IEC Standard 61967-1, Integrated Circuits Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions and IEC Standard 61967-2, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions – TEM Cell and Wideband TEM Cell Method. Measurements were made while the microcontroller was running basic application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.
- 2. V_{DD} = 3.3 V, T_A = 25 °C, f_{OSC} = 10 MHz (crystal), f_{SYS} = 50 MHz, f_{BUS} = 25 MHz
- 3. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions TEM Cell and Wideband TEM Cell Method

5.3.2 General switching specifications

These general purpose specifications apply to all signals configured for GPIO, UART, and I²C signals.

103
1
2
2
3
2

Table 10. General switching specifications

1. The greater synchronous and asynchronous timing must be met.

2. This is the shortest pulse that is guaranteed to be recognized.

3. Only PTC2 has high drive capability and load is 75 pF, other pins load (low drive) is 25 pF.

5.4 Thermal specifications

5.4.1 Thermal operating requirements

Table 11. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit
TJ	Die junction temperature	-40	105	°C
T _A	Ambient temperature	-40	85	°C

5.4.2 Thermal attributes

Board type	Symbol	Description	100 LQFP	44 LGA	Unit	Notes
Single-layer (1s)	R _{θJA}	Thermal resistance, junction to ambient (natural convection)	63	95	°C/W	1
Four-layer (2s2p)	R _{θJA}	Thermal resistance, junction to ambient (natural convection)	50	50	°C/W	1
Single-layer (1s)	R _{ejma}	Thermal resistance, junction to ambient (200 ft./ min. air speed)	53	79	°C/W	1
Four-layer (2s2p)	R _{ejma}	Thermal resistance, junction to ambient (200 ft./ min. air speed)	44	45	°C/W	1
	R _{0JB}	Thermal resistance, junction to board	36	35	°C/W	2
-	R _{θJC}	Thermal resistance, junction to case	18	28	°C/W	3
_	Ψ _{JT}	Thermal characterization parameter, junction to package top outside center (natural convection)	3	4	°C/W	4

- 1. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air), or EIA/JEDEC Standard JESD51-6, Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air).
- 2. Determined according to JEDEC Standard JESD51-8, Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board.
- 3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
- 4. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air).

6 Peripheral operating requirements and behaviors



Case 2: Clock is going Out and Data is coming In (XBAR ports timed with respect to generated clock defined at the XBAR out ports)

Symbol	Description	Value	Unit	Notes
AFE CLK	Frequency of operation	6.2	MHz	
Inputs, tSUI	Data setup time	36	ns	
inputs,tHI	Data hold time	0	ns	

Table 15. AFE switching characteristics (2.7V-3.6V)

AFE switching characteristics at (1.7 V-3.6 V)

Case1: Clock is coming In and Data is also coming In (XBAR ports timed with respect to AFE clock defined at pad ptb[7] and pte[3])

Table 16. AFE switching characteristics (1.7 V-3.6 V)

Symbol	Description	Value	Unit	Notes
AFE CLK	Frequency of operation	10	MHz	
Inputs, tSUI	Data setup time	5.1	ns	
inputs,tHI	Data hold time	0	ns	

Case 2: Clock is going Out and Data is coming In (XBAR ports timed with respect to generated clock defined at XBAR out ports)

 Table 17. AFE switching characteristics (1.7 V-3.6 V)

Symbol	Description	Value	Unit	Notes
AFE CLK	Frequency of operation	6.2	MHz	
Inputs, tSUI	Data setup time	54	ns	
inputs,tHI	Data hold time	0	ns	

6.2 Clock modules

6.2.1 MCG specifications

Table 18. MCG specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f _{ints_ft}	Internal reference frequency (slow clock) — factory trimmed at nominal VDD and 25 °C	_	32.768	—	kHz	

Table continues on the next page...



Symbol	Description		Min.	Тур.	Max.	Unit	Notes			
Δf_{ints_t}	Total deviation of i (slow clock) over v	nternal reference frequency voltage and temperature	—	± 4	± 15	%				
f _{ints_t}	Internal reference trimmed	frequency (slow clock) — user	31.25		33.4234	kHz				
$\Delta_{fdco_res_t}$	Resolution of trimr frequency at fixed using SCTRIM and	ned average DCO output voltage and temperature — d SCFTRIM	_	± 0.3	± 0.6	%f _{dco}	1			
Δf _{dco_t}	Total deviation of t frequency over vol	rimmed average DCO output Itage and temperature	—			%f _{dco}	1			
∆f _{dco_t}	Total deviation of t frequency over fixe range of 0–70°C	_			%f _{dco}	1				
f _{intf_ft}	Internal reference factory trimmed at			4	MHz					
Δf_{intf_t}	Total deviation of i (fast clock) over vo	—	± 10	± 15	%					
f _{intf_t}	Internal reference trimmed at nomina	3		5	MHz					
f _{loc_low}	Loss of external cl RANGE = 00	(3/5) x f _{ints_t}		_	kHz					
f _{loc_high}	Loss of external cl RANGE = 01, 10,	(16/5) x f _{ints_t}		_	kHz					
	Į	FI	_L	<u> </u>			<u> </u>			
f _{dco}	DCO output	Low-range (DRS=00)	20	20.97	22	MHz	2, 3			
	frequency range	$640 \times f_{ints_t}$								
		Mid-range (DRS=01)	40	41.94	45	MHz				
		$1280 \times f_{ints_t}$								
		Mid-high range (DRS=10)	60	62.91	67	MHz				
		$1920 \times f_{ints_t}$								
		High-range (DRS=11)	80	83.89	90	MHz				
		$2560 \times f_{ints_t}$								
f _{dco_t_DMX32}	DCO output	Low-range (DRS=00)	—	23.99	-	MHz	4, 5, 6			
	frequency	$732 \times f_{ints_t}$								
		Mid-range (DRS=01)	—	47.97	-	MHz				
		$1464 \times f_{ints_t}$								
		Mid-high range (DRS=10)	—	71.99	-	MHz				
		$2197 \times f_{ints_t}$								
		High-range (DRS=11)	_	95.98	-	MHz				
		$2929 \times f_{ints_t}$								
J _{cyc_fll}	FLL period jitter		—	70	140	ps	7			
t _{fll_acquire}	FLL target frequer	cy acquisition time			1	ms	8			
	PLL									

Table 18. MCG specifications (continued)

Table continues on the next page...



Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f _{vco}	VCO operating frequency	11.71875	12.288	14.648437	MHz	
				5		
I _{pll}	PLL operating current • IO 3.3 V current	_	300	_	μA	9
	Max core voltage current		100			
f _{pll_ref}	PLL reference frequency range	31.25	32.768	39.0625	kHz	
J _{cyc_pll}	PLL period jitter (RMS)					10
	• f _{vco} = 12 MHz			700	ps	
D _{lock}	Lock entry frequency tolerance	± 1.49	—	± 2.98	%	11
D _{unl}	Lock exit frequency tolerance	± 4.47	—	± 5.97	%	
t _{pll_lock}	Lock detector detection time	—	—	150 × 10 ⁻⁶	s	12
				+ 1075(1/		
				f _{pll_ref})		

Table 18. MCG specifications (continued)

- 1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
- 2. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
- 3. Chip max freq is 50 MHz, so Mid-range with DRS = 10 and High-range of DCO cannot be used and should not be configured.
- 4. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
- 5. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
- 6. Chip max freq is 50 MHz, so Mid-range with DRS = 10 and High-range of DCO cannot be used and should not be configured.
- 7. This specification is based on standard deviation (RMS) of period or frequency.
- 8. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 9. Excludes any oscillator currents that are also consuming power while PLL is in operation.
- 10. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
- 11. Will be updated later
- 12. This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

6.2.2 Oscillator electrical specifications

6.2.2.1 Oscillator DC electrical specifications Table 19. Oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{DD}	Supply voltage	1.71		3.6	V	

Table continues on the next page...



able 22. 32 kHz oscillator frequency specifications (continued	ator frequency specifications (continued)
--	---

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t _{start}	Crystal start-up time	—	1000	—	ms	1
V _{ec_extal32}	Externally provided input clock amplitude	700	—	V _{BAT}	mV	2,3

1. Proper PC board layout procedures must be followed to achieve specifications.

2. This specification is for an externally supplied clock driven to EXTAL32 and does not apply to any other clock input. The oscillator remains enabled and XTAL32 must be left unconnected.

3. The parameter specified is a peak-to-peak value and V_{IH} and V_{IL} specifications do not apply. The voltage of the applied clock must be within the range of V_{SS} to V_{BAT} .

NOTE

The 32 kHz oscillator works in low power mode by default and cannot be moved into high power/gain mode.

6.3 Memories and memory interfaces

6.3.1 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.

6.3.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t _{hvpgm4}	Longword Program high-voltage time	—	7.5	18	μs	
t _{hversscr}	Sector Erase high-voltage time	—	13	113	ms	1
t _{hversall}	Erase All high-voltage time	—	52	452	ms	1

Table 23. NVM program/erase timing specifications

1. Maximum time based on expectations at cycling end-of-life.

6.3.1.2 Flash timing specifications — commands Table 24. Flash command timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t _{rd1sec1k}	Read 1s Section execution time (flash sector)	—	—	60	μs	1
t _{pgmchk}	Program Check execution time —		—	45	μs	1
t _{rdrsrc}	Read Resource execution time			30	μs	1

Table continues on the next page...



6.4.1.1 16-bit ADC operating conditions Table 27. 16-bit ADC operating conditions

Symbol	Description	Conditions	Min.	Typ. ¹	Max.	Unit	Notes
V _{DDA}	Supply voltage	Absolute	1.71	_	3.6	V	
ΔV_{DDA}	Supply voltage	Delta to V _{DD} (V _{DD} – V _{DDA})	-100	0	+100	mV	2
ΔV_{SSA}	Ground voltage	Delta to V _{SS} (V _{SS} – V _{SSA})	-100	0	+100	mV	2
V _{REFH}	ADC reference voltage high		1.13	V _{DDA}	V _{DDA}	V	
V _{REFL}	ADC reference voltage low		V _{SSA}	V _{SSA}	V _{SSA}	V	
V _{ADIN}	Input voltage		V _{REFL}	—	V _{REFH}	V	
C _{ADIN}	Input capacitance	16-bit mode	_	8	10	pF	
		 8-bit / 10-bit / 12-bit modes 		4	5		
R _{ADIN}	Input series resistance		_	2	5	kΩ	
R _{AS}	Analog source resistance (external)	12-bit modes f _{ADCK} < 4 MHz	_	_	5	kΩ	3
f _{ADCK}	ADC conversion clock frequency	≤ 12-bit mode	1.0		18.0	MHz	4
f _{ADCK}	ADC conversion clock frequency	16-bit mode	2.0		12.0	MHz	4
C _{rate}	ADC conversion	≤ 12-bit modes					5
	rate	No ADC hardware averaging	20.000	_	818.330	Ksps	
		Continuous conversions enabled, subsequent conversion time					
C _{rate}	ADC conversion	16-bit mode					5
	rate	No ADC hardware averaging Continuous conversions enabled, subsequent conversion time	37.037		461.467	Ksps	

1. Typical values assume V_{DDA} = 3.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz, unless otherwise stated. Typical values are for reference only, and are not tested in production.

2. DC potential difference.

- 3. This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had < 8 Ω analog source resistance. The R_{AS}/C_{AS} time constant should be kept to < 1 ns.
- 4. To use the maximum ADC conversion clock frequency, CFG2[ADHSC] must be set and CFG1[ADLPC] must be clear.
- 5. For guidelines and examples of conversion rate calculation, download the ADC calculator tool.



Symbol	Description	Min.	Тур.	Max.	Unit
t _{DLS}	Propagation delay, low-speed mode (EN=1, PMODE=0)	80	250	600	ns
	Analog comparator initialization delay ²	—	—	40	μs
I _{DAC6b}	6-bit DAC current adder (enabled)	_	7	—	μA
INL	6-bit DAC integral non-linearity	-0.5	—	0.5	LSB ³
DNL	6-bit DAC differential non-linearity	-0.3		0.3	LSB

Table 29. Comparator and 6-bit DAC electrical specifications (continued)

1. Typical hysteresis is measured with input voltage range limited to 0.6 to V_{DD} –0.6 V.

- Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to CMP_DACCR[DACEN], CMP_DACCR[VRSEL], CMP_DACCR[VOSEL], CMP_MUXCR[PSEL], and CMP_MUXCR[MSEL]) and the comparator output settling to a stable level.
- 3. 1 LSB = $V_{reference}/64$



Figure 4. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 0)



Symbol	Description	Min.	Тур.	Max.	Unit	Notes
VREFH	Voltage reference output — user trim	1.178	—	1.202	V	
VREFL	Voltage reference output	0.38	0.4	0.42	V	
V _{step}	Voltage reference trim step	_	0.5	—	mV	
V _{tdrift}	Temperature drift (Vmax - Vmin across the full temperature range)		5	_	mV	1
Ac	Aging coefficient	_	_	400	uV/yr	
I _{bg}	Bandgap only current	_	_	80	μA	2
I _{lp}	Low-power buffer current	_	_	0.19	μA	2
I _{hp}	High-power buffer current	_	_	0.5	mA	2
I _{LOAD}	VREF buffer current	—	_	1	mA	3
ΔV_{LOAD}	Load regulation				mV	2, 4
	• current = + 1.0 mA	_	2	_		
	• current = - 1.0 mA		5			
T _{stup}	Buffer startup time	—	—	20	ms	
V _{vdrift}	Voltage drift (Vmax -Vmin across the full voltage range)		0.5	_	mV	2

Table 31. VREF full-range operating behaviors (continued)

1. For temp range -40 $^\circ C$ to 105 $^\circ C,$ this value is 15 mV

2. See the chip's Reference Manual for the appropriate settings of VREF Status and Control register.

- 3. See the chip's Reference Manual for the appropriate settings of SIM Miscellaneous Control Register.
- 4. Load regulation voltage is the difference between VREFH voltage with no load vs. voltage with defined load.

Table 32. VREF limited-range operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
T _A	Temperature	0	50	°C	

Table 33. VREF limited-range operating behaviours

Symbol	Description	Min.	Max.	Unit	Notes
VREFH	Voltage reference output with factory trim	1.173	1.225	V	
VREFL	Voltage reference output	0.38	0.42	V	

6.4.4 AFE electrical specifications



Symbo I	Description	Conditions	Min	Typ ¹	Мах	Unit	Notes
f _{Nyq}	Input bandwidth	Normal Mode	1.5	1.5	1.5	kHz	
		Low-Power Mode	1.5	1.5	1.5		
V _{CM}	Input Common Mode Reference		0		0.8	V	
VIN _{diff}	Input range	Differential		+/- 500		mV	
		Single Ended		+/- 250		mV	
SNR	Signal to Noise Ratio	Normal Mode				dB	
		 f_{IN}=50Hz; common mode=0V, V_{pp}= 500mV (differential ended) f_{IN}=50Hz; common mode=0V, V = 500mV (full range on) 	88	90			
		$V_{pp} = 500mV \text{ (full range se.)}$ Low-Power Mode • $f_{IN} = 50Hz$; common mode=0V, $V_{pp} = 500mV \text{ (diff.)}$ • $f_{IN} = 50Hz$; common mode=0V, $V_{pp} = 500mV \text{ (full range se.)}$	76	70			
∆Gain _{Te} mp	Gain Temperate Drift - Gain error caused by temperature drifts ²	 Gain bypassed Vpp = 500 mV (differential) PGA bypassed Vpp = 500 mV (differential), VCM = 0 V 			55	ppm/ºC	
∆Offset _{Temp}	Offset Temperate Drift - Offset error caused by temperature drifts ³	 Gain bypassed Vpp = 500 mV (differential), VCM = 0 V 			30	ppm/ºC	
SINAD	Signal-to-Noise + Distortion Ratio	Normal Mode • f _{IN} =50Hz; common mode=0V, V _{pp} = 500mV (diff.) • f _{IN} =50Hz; common mode=0V, V _{pp} = 500mV (full range se.)		80		dB	
		Low-Power Mode • f _{IN} =50Hz; common mode=0V, V _{pp} =500mV (diff.) • f _{IN} =50Hz; common mode=0V, V _{pp} =500mV (full range se.)		74			
CMMR	Common Mode Rejection Ratio	• f _{IN} =50Hz; common mode=0V, V _{id} =100 mV		90		dB	
PSRR _A c	AC Power Supply Rejection Ratio	Gain=01, VCC = 3V \pm 100mV, f _{IN} = 50 Hz		60		dB	
ХТ	Crosstalk	Gain=01, V_{id} = 500 mV, f_{IN} = 50 Hz			-100	dB	
f _{MCLK}	Modulator Clock Frequency	Normal Mode	0.03		6.5	MHz	
	Range	Low-Power Mode	0.03		1.6		
I _{DDA_AD} C	Current Consumption by ADC (each channel)	Normal Mode (f _{MCLK} = 6.144 MHz, OSR= 2048)			1.4	mA	
		Low-Power Mode ($f_{MCLK} = 0.768MHz$, OSR= 256)			0.5		



- Typical values assume VDDA = 3.0 V, Temp = 25°C, f_{MCLK} = 6.144 MHz, OSR = 2048 for Normal mode and f_{MCLK} = 768 kHz, OSR = 256 for Low-Power Mode unless otherwise stated. Typical values are for reference only and are not tested in production.
- 2. Represent combined gain temperature drift of the SD ADC, and Internal 1.2 VREF blocks.
- Represent combined offset temperature drift of the SD ADC, and Internal 1.2 VREF blocks; Defined by shorting both differential inputs to ground.

6.4.4.3 External modulator interface

The external modulator interface on this device comprises of a Clock signal and 1-bit data signal. Depending on the modulator device being used the interface works as follows:

- Clock supplied to external modulator which drives data on rising edge and the KM device captures it on falling edge or next rising edge.
- Clock and data are supplied by external modulator and KM device can sample it on falling edge or next rising edge.

Depending on control bit in AFE, the sampling edge is changed.

6.5 Timers

See General switching specifications.

6.6 Communication interfaces

6.6.1 I2C switching specifications

See General switching specifications.

6.6.2 UART switching specifications

See General switching specifications.



6.6.3 SPI switching specifications

The Serial Peripheral Interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following table provides some reference values to be met on SoC.

Description	Min.	Max.	Unit	Notes
Frequency of operation (F _{sys})	_	50	MHz	1
SCK frequency • Master • Slave	2	12.5 12.5	MHz Mhz	3
SCK Duty Cycle	50%	_	_	
Data Setup Time (inputs, tSUI) Master Slave 	25 3		ns	
Input Data Hold Time (inputs, tHI) Master Slave 	0		ns	
Data hold time (outputs, tHO) • Master • Slave	0		ns	
Data Valid Out Time (after SCK edge, tDVO) • Master • Slave	13 28		ns	
Rise time input • Master • Slave	1		ns	
Fall time input • Master • Slave	1		ns	
Rise time output • Master • Slave	8.9 8.9		ns	
Fall time output • Master • Slave	7.8 7.8		ns	

Table 36. SPI switching characteristics at 2.7 V (2.7 - 3.6)

1. SPI modules will work on core clock.

2. F_{sys}/(Max Divider Value from registers)

3. F_{SYS}/2 in Master mode and F_{SYS}/4 in Slave mode. F_{SYS}/4 in Master as well as Slave Modes, where F_{SYS}=50Mhz

NOTE

The values assumed for input transition and output load are: Input transition = 1 ns Output load = 50 pF

Table 37. SPI switching characteristics at 1.7 V (1.7 - 3.6)

Description	Min.	Max.	Unit	Notes
Frequency of operation (F _{sys})		50	MHz	

Table continues on the next page ...



onnensions

6.7.1 LCD electrical characteristics

Table 40. LCD electricals

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f _{Frame}	LCD frame frequency	28	30	58	Hz	
C _{LCD}	LCD charge pump capacitance — nominal value	_	100	—	nF	1
C _{BYLCD}	LCD bypass capacitance — nominal value	_	100	—	nF	1
C _{Glass}	LCD glass capacitance	_	2000	8000	pF	2
VIREG	V _{IREG}					3
	 HREFSEL=0, RVTRIM=1111 	_	1.11	_	V	
	HREFSEL=0, RVTRIM=1000	_	1.01	_	V	
	HREFSEL=0, RVTRIM=0000	_	0.91	_	v	
Δ _{RTRIM}	V _{IREG} TRIM resolution	_	_	3.0	% V _{IREG}	
I _{VIREG}	V _{IREG} current adder — RVEN = 1	_	1	_	μA	4
I _{RBIAS}	RBIAS current adder		15		uА	
	 LADJ = 10 or 11 — High load (LCD glass capacitance ≤ 8000 pF) 	_	3	_	μA	
	 LADJ = 00 or 01 — Low load (LCD glass capacitance ≤ 2000 pF) 					
VLL2	VLL2 voltage					
	• HREFSEL = 0	2.0 – 5%	2.0	_	V	
VLL3	VLL3 voltage					
		3.0 – 5%	3.0	—	V	

1. The actual value used could vary with tolerance.

2. For highest glass capacitance values, LCD_GCR[LADJ] should be configured as specified in the LCD Controller chapter within the device's reference manual.

3. V_{IREG} maximum should never be externally driven to any level other than V_{DD} - 0.15 V.

4. 2000 pF load LCD, 32 Hz frame frequency.

NOTE

KM family devices have a 1/3 bias controller that works with a 1/3 bias LCD glass. To avoid ghosting, the LCD OFF threshold should be greater than VLL1 level. If the LCD glass has an OFF threshold less than VLL1 level, use the internal VREG mode and generate VLL1 internally using RVTRIM option. This can reduce VLL1 level to allow for a lower OFF threshold LCD glass.

7 Dimensions



100 QFP	64 QFP	44 LGA	DEFAULT	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
93	57	_	Disabled	LCD21	PTI2						
94	58	_	Disabled	LCD22	PTI3						
95	59	_	VSS	VSS							
96	60	_	VLL3	VLL3							
97	61	_	VLL2	VLL2							
98	62	_	VLL1	VLL1							
99	63	-	VCAP2	VCAP2							
100	64	_	VCAP1	VCAP1							

8.2 KM Family Pinouts

8.2.1 100-pin LQFP

The following figure represents the KM 100 LQFP pinouts:





Figure 6. 100-pin LQFP Pinout Diagram

8.2.2 64-pin LQFP

The following figure represents 64-pin LQFP pinouts:



Rev. No.	Date	Substantial Changes
Rev1	10/2012	Initial release
Rev2	01/2013	Updated part numbers
		Updated Table: Power mode transition operating behaviors
		Updated Table: Power consumption operating behaviors. Included readings for temperature - 40 °C, 25 °C, and 85 °C
		Updated AFE Modulator clock maximum value in table "Device clock specifications"
		Updated Table: General switching specifications
		Updated Table: Thermal operating requirements
		Updated Table: SWD switching specifications
		Added Table: AFE (Analog Frontend) Switching characteristics
		Updated Table: Oscillator DC electrical specifications
		Updated Table: $\Sigma\Delta$ ADC + PGA specifications
		 Under section SPI switching specification, Table SPI timing renamed to SPI switching characteristics at 2.7 V (2.7 - 3.6) Modified row: "Data Hold Time (inputs, tHI)" to "Input Data Hold Time
		 (inputs, tHI)" Modified row: "Data valid time (after SCK edge, tDVO)" to "Data Valid Out Time (after SCK edge, tDVO)"
		Added table: SPI Switching characteristics at 1.7V (1.7 - 3.6V)
		NOTE added to KM Signal Multiplexing and Pin Assignments topic
Rev3	04/2013	Updated orderable part numbers
		Updated Table: ESD handling ratings
		Add new row: Electrostatic discharge voltage, charged-device mode
		Updated Table: Voltage and current operating behaviors
		Updated Table: Power consumption operating behaviors
		Updated "Inputs, tSUI" row in Table: SWD switching characteristics at 2.7 V (2.7 - 3.6 V)
		Updated "Inputs, tSUI" row in Table: AFE switching characteristics (1.7 V - 3.6 V)
		Updated "Supply voltage" minimum value in table: Voltage reference electrical specifications
		Added table: OD cells in SPI Switching specification
		Updated Table: VREF full-range operating behaviors
		Updated Table: $\Sigma\Delta$ ADC + PGA specifications
		Updated Table: ADC standalone specifications

Table 41. Revision History

Table continues on the next page ...



Rev. No.	Date	Substantial Changes
Rev4	07/2013	Editorial changes through out the document.
		Values of table "Power mode transition operating behaviors" updated.
		In table "Power consumption operating behaviors": Row I _{DD_RUN} value updated Row I _{DD_WAIT} value updated Row I _{DD_VLPR} value updated Row I _{DD_VLPR} value updated Row I _{DD_VLPS} value updated Row I _{DD_VLS3} value updated Row I _{DD_VLS2} value updated Row I _{DD_VLS1} value updated Row I _{DD_VLS0} value updated New row "I _{DD_VLS0} with POR enabled" added. Values of table "General switching specifications" updated. In table "VREF full-range operating behaviors": Row V _{tdrift} : value updated and footnote added.
Bev5	10/2013	Table: Obtaining package dimensions undated
Rev6	11/2013	Updated Section Fields: • Row: Temperature range values updated. Updated Table: Power consumption operating behaviors
Rev7	1/2014	 Table: Power consumption operating behaviors All rows with temperature 110 °C updated to 105 °C Footnote 9 updated: An external power switch for VBAT should be present on board to have better battery life and keep VBAT pin powered in all conditions. There is no internal power switch in RTC. Row I_{DD_VLPR}: Minimum value updated Row I_{DD_VLLS1}: Typ value updated Row I_{DD_VLLS0} with POR circuit disabled: Typ value updated Row I_{DD_VLLS0} with POR circuit enabled: Typ value updated Row I_{DD_VLLS0} with POR circuit enabled: Typ value updated Row I_{DD_VLLS0} with POR circuit enabled: Typ value updated Row I_{DD_VLLS0} with POR circuit enabled: Typ value updated Row I_{DD_VLLS0} with POR circuit enabled: Typ value updated Table: EMC radiated emissions operating behaviors All TBD updated Footnote 2: f_{osc} value updated to 10 MHz Table: ADC + PGA specifications Row CMMR: V_{id} value updated Table: ADC standalone specifications Row CMMR: V_{id} value updated

Table 41. Revision History (continued)