



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Not For New Designs
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	DMA, LCD, WDT
Number of I/O	68
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 12x16b, 4x24b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mkm34z128cll5

3.1.1 Example

This is an example of an operating requirement:

Symbol	Description	Min.	Max.	Unit
V _{DD}	1.0 V core supply voltage	0.9	1.1	V

3.2 Definition: Operating behavior

An *operating behavior* is a specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions.

3.2.1 Example

This is an example of an operating behavior:

Symbol	Description	Min.	Max.	Unit
I _{WP}	Digital I/O weak pullup/pulldown current	10	130	μA

3.3 Definition: Attribute

An *attribute* is a specified value or range of values for a technical characteristic that are guaranteed, regardless of whether you meet the operating requirements.

3.3.1 Example

This is an example of an attribute:

Symbol	Description	Min.	Max.	Unit
CIN_D	Input capacitance: digital pins	—	7	pF


3.8.1 Example 1

This is an example of an operating behavior that includes a typical value:

Symbol	Description	Min.	Typ.	Max.	Unit
I_{WP}	Digital I/O weak pullup/pulldown current	10	70	130	μA

3.8.2 Example 2

This is an example of a chart that shows typical values for various voltage and temperature conditions:



3.9 Typical value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Symbol	Description	Value	Unit
T_A	Ambient temperature	25	$^{\circ}C$
V_{DD}	3.3 V supply voltage	3.3	V

4.4 Voltage and current operating ratings

Symbol	Description	Min.	Max.	Unit
V_{DD}	Digital supply voltage	-0.3	3.6	V
V_{DIO}	Digital input voltage (except RESET, EXTAL, and XTAL)	-0.3	$V_{DD} + 0.3$	V
$V_{DTamper}$	Tamper input voltage	-0.3	$V_{BAT} + 0.3$	V
V_{AIO}	Analog ¹ , RESET, EXTAL, and XTAL input voltage	-0.3	$V_{DD} + 0.3$	V
I_D	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
V_{DDA}	Analog supply voltage	$V_{DD} - 0.3$	$V_{DD} + 0.3$	V
V_{BAT}	RTC battery supply voltage	-0.3	3.6	V

1. Analog pins are defined as pins that do not have an associated general purpose I/O port function.

5 General

5.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.




Figure 1. Input signal measurement reference

5.2 Nonswitching electrical specifications

5.2.1 Voltage and current operating requirements

Table 1. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
V_{DD}	Supply voltage when AFE is operational	2.7	3.6	V	
	Supply voltage when AFE is NOT operational	1.71	3.6	V	
V_{DDA}	Analog supply voltage	2.7	3.6	V	
$V_{DD} - V_{DDA}$	V_{DD} -to- V_{DDA} differential voltage	-0.1	0.1	V	
$V_{SS} - V_{SSA}$	V_{SS} -to- V_{SSA} differential voltage	-0.1	0.1	V	
V_{BAT}	RTC battery supply voltage	1.71	3.6	V	1
V_{IH}	Input high voltage <ul style="list-style-type: none"> $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ $1.7\text{ V} \leq V_{DD} \leq 2.7\text{ V}$ 	$0.7 \times V_{DD}$	—	V	
		$0.75 \times V_{DD}$	—	V	
V_{IL}	Input low voltage <ul style="list-style-type: none"> $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ $1.7\text{ V} \leq V_{DD} \leq 2.7\text{ V}$ 	—	$0.35 \times V_{DD}$	V	
		—	$0.3 \times V_{DD}$	V	
V_{HYS}	Input hysteresis	$0.06 \times V_{DD}$	—	V	
I_{ICDIO}	Digital pin negative DC injection current — single pin <ul style="list-style-type: none"> $V_{IN} < V_{SS}-0.3\text{V}$ 	-5	—	mA	
I_{ICAIO}	Analog ² , EXTAL, and XTAL pin DC injection current — single pin <ul style="list-style-type: none"> $V_{IN} < V_{SS}-0.3\text{V}$ (Negative current injection) $V_{IN} > V_{DD}+0.3\text{V}$ (Positive current injection) 	-3	—	mA	
		—	+3		
I_{ICcont}	Contiguous pin DC injection current —regional limit, includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins <ul style="list-style-type: none"> Negative current injection Positive current injection 	-25	—	mA	
		—	+25		
V_{RFVBAT}	V_{BAT} voltage required to retain the VBAT register file	V_{POR_VBAT}	—	V	

- V_{BAT} always needs to be there for the chip to be operational.
- Analog pins are defined as pins that do not have an associated general purpose I/O port function.

5.2.2 LVD and POR operating requirements

Table 2. V_{DD} supply LVD and POR operating requirements

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
V_{POR}	Falling V_{DD} POR detect voltage	0.8	1.1	1.5	V	
V_{LVDH}	Falling low-voltage detect threshold — high range (LVDV=01)	2.48	2.56	2.64	V	

Table continues on the next page...

Table 2. V_{DD} supply LVD and POR operating requirements (continued)

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
V _{LVW1H}	Low-voltage warning thresholds — high range <ul style="list-style-type: none"> Level 1 falling (LVWV=00) Level 2 falling (LVWV=01) Level 3 falling (LVWV=10) Level 4 falling (LVWV=11) 	2.62	2.70	2.78	V	1
V _{LVW2H}		2.72	2.80	2.88	V	
V _{LVW3H}		2.82	2.90	2.98	V	
V _{LVW4H}		2.92	3.00	3.08	V	
V _{HYSH}	Low-voltage inhibit reset/recover hysteresis — high range	—	80	—	mV	
V _{LVDL}	Falling low-voltage detect threshold — low range (LVDV=00)	1.54	1.60	1.66	V	
V _{LVW1L}	Low-voltage warning thresholds — low range <ul style="list-style-type: none"> Level 1 falling (LVWV=00) Level 2 falling (LVWV=01) Level 3 falling (LVWV=10) Level 4 falling (LVWV=11) 	1.74	1.80	1.86	V	1
V _{LVW2L}		1.84	1.90	1.96	V	
V _{LVW3L}		1.94	2.00	2.06	V	
V _{LVW4L}		2.04	2.10	2.16	V	
V _{HYSL}	Low-voltage inhibit reset/recover hysteresis — low range	—	60	—	mV	
V _{BG}	Bandgap voltage reference	0.97	1.00	1.03	V	
t _{LPO}	Internal low power oscillator period — factory trimmed	900	1000	1100	μs	

1. Rising threshold is the sum of falling threshold and hysteresis voltage

Table 3. VBAT power operating requirements

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
V _{POR_VBAT}	Falling VBAT supply POR detect voltage	0.8	1.1	1.5	V	

5.2.3 Voltage and current operating behaviors

Table 4. Voltage and current operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
V _{OH}	Output high voltage — high-drive strength <ul style="list-style-type: none"> 2.7 V ≤ V_{DD} ≤ 3.6 V, I_{OH} = 20 mA 1.71 V ≤ V_{DD} ≤ 2.7 V, I_{OH} = 10 mA 	V _{DD} – 0.5	—	V	
		V _{DD} – 0.5	—	V	
	Output high voltage — low-drive strength <ul style="list-style-type: none"> 2.7 V ≤ V_{DD} ≤ 3.6 V, I_{OH} = 5 mA 1.71 V ≤ V_{DD} ≤ 2.7 V, I_{OH} = 2.5 mA 	V _{DD} – 0.5	—	V	
		V _{DD} – 0.5	—	V	
I _{OHT}	Output high current total for all ports	—	100	mA	

Table continues on the next page...

Table 6. Power consumption operating behaviors (continued)

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
I _{DD_VLPW}	Very-low-power wait mode current at 3.0 V — all peripheral clocks disabled • 25 °C • -40 °C • 105 °C	—	162	350	μA	6
		—	158.50	330	μA	
		—	446.94	1700	μA	
		—	—	—	—	
I _{DD_STOP}	Stop mode current at 3.0 V • 25 °C • -40 °C • 105 °C	—	311.90	730	μA	
		—	364	700	μA	
		—	645.13	2250	μA	
		—	—	—	—	
I _{DD_VLPS}	Very-low-power stop mode current at 3.0 V • 25 °C • -40 °C • 105 °C	—	8.56	46	μA	
		—	—	44	μA	
		—	—	1500	μA	
		—	—	—	—	
I _{DD_VLLS3}	Very low-leakage stop mode 3 current at 3.0 V • 25 °C • -40 °C • 105 °C	—	1.98	3.5	μA	
		—	—	3.3	μA	
		—	—	85	μA	
		—	—	—	—	
I _{DD_VLLS2}	Very low-leakage stop mode 2 current at 3.0 V • 25 °C • -40 °C • 105 °C	—	1.24	2.6	μA	
		—	—	2.5	μA	
		—	—	59.5	μA	
		—	—	—	—	
I _{DD_VLLS1}	Very low-leakage stop mode 1 current at 3.0 V • 25 °C • -40 °C • 105 °C	—	0.89	1.7	μA	
		—	—	1.6	μA	
		—	—	38.8	μA	
		—	—	—	—	
I _{DD_VLLS0}	Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit disabled • 25 °C • -40 °C • 105 °C	—	0.35	0.67	μA	
		—	—	0.64	μA	
		—	—	38	μA	
		—	—	—	—	
I _{DD_VLLS0}	Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit enabled • 25 °C • -40 °C • 105 °C	—	0.472	0.76	μA	
		—	—	0.72	μA	
		—	—	38.4	μA	
		—	—	—	—	
I _{DD_VBAT}	Average current with RTC and 32 kHz disabled at 3.0 V and VDD is OFF • 25 °C • -40 °C • 105 °C	—	0.3	1	μA	
		—	—	0.95	μA	
		—	—	15	μA	
		—	—	—	—	

Table continues on the next page...

5.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

1. Go to www.freescale.com.
2. Perform a keyword search for “EMC design.”

5.2.8 Capacitance attributes

Table 8. Capacitance attributes

Symbol	Description	Min.	Max.	Unit
C_{IN_A}	Input capacitance: analog pins	—	7	pF
C_{IN_D}	Input capacitance: digital pins	—	7	pF
$C_{IN_D_io60}$	Input capacitance: fast digital pins	—	9	pF

5.3 Switching specifications

5.3.1 Device clock specifications

Table 9. Device clock specifications

Symbol	Description	Min.	Max.	Unit	Notes
Normal run mode					
f_{SYS}	System and core clock		50	MHz	
f_{BUS}	Bus clock		25	MHz	
f_{FLASH}	Flash clock		25	MHz	
f_{AFE}	AFE Modulator clock		6.5	MHz	
VLPR mode ¹					
f_{SYS}	System and core clock		2	MHz	
f_{BUS}	Bus clock		1	MHz	
f_{FLASH}	Flash clock		1	MHz	
f_{AFE}	AFE Modulator clock ²		1.6	MHz	

1. The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any other module.
2. AFE working in low-power mode.

5.3.2 General switching specifications

These general purpose specifications apply to all signals configured for GPIO, UART, and I²C signals.

Table 10. General switching specifications

Symbol	Description	Min.	Max.	Unit	Notes
	GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	—	Bus clock cycles	1
	GPIO pin interrupt pulse width (digital glitch filter disabled) — Asynchronous path	16	—	ns	2
	External reset pulse width (digital glitch filter disabled)	100	—	ns	2
	Port rise and fall time—Low (All pins) and high drive (only PTC2) strength <ul style="list-style-type: none"> Slew disabled <ul style="list-style-type: none"> $1.71 \leq V_{DD} \leq 2.7 \text{ V}$ $2.7 \leq V_{DD} \leq 3.6 \text{ V}$ Slew enabled <ul style="list-style-type: none"> $1.71 \leq V_{DD} \leq 2.7 \text{ V}$ $2.7 \leq V_{DD} \leq 3.6 \text{ V}$ 	— — — —	8 5 27 16	ns ns ns ns	3

1. The greater synchronous and asynchronous timing must be met.
2. This is the shortest pulse that is guaranteed to be recognized.
3. Only PTC2 has high drive capability and load is 75 pF, other pins load (low drive) is 25 pF.

5.4 Thermal specifications

5.4.1 Thermal operating requirements

Table 11. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit
T _J	Die junction temperature	−40	105	°C
T _A	Ambient temperature	−40	85	°C

Table 18. MCG specifications (continued)

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
f_{VCO}	VCO operating frequency	11.71875	12.288	14.6484375	MHz	
I_{PLL}	PLL operating current <ul style="list-style-type: none"> IO 3.3 V current Max core voltage current 	—	300 100	—	μA	9
f_{PLL_ref}	PLL reference frequency range	31.25	32.768	39.0625	kHz	
J_{cyc_pll}	PLL period jitter (RMS) <ul style="list-style-type: none"> $f_{VCO} = 12$ MHz 			700	ps	10
D_{lock}	Lock entry frequency tolerance	± 1.49	—	± 2.98	%	11
D_{unl}	Lock exit frequency tolerance	± 4.47	—	± 5.97	%	
t_{pll_lock}	Lock detector detection time	—	—	$150 \times 10^{-6} + 1075(1/f_{pll_ref})$	s	12

1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
2. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
3. Chip max freq is 50 MHz, so Mid-range with DRS = 10 and High-range of DCO cannot be used and should not be configured.
4. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
5. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
6. Chip max freq is 50 MHz, so Mid-range with DRS = 10 and High-range of DCO cannot be used and should not be configured.
7. This specification is based on standard deviation (RMS) of period or frequency.
8. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
9. Excludes any oscillator currents that are also consuming power while PLL is in operation.
10. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
11. Will be updated later
12. This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

6.2.2 Oscillator electrical specifications

6.2.2.1 Oscillator DC electrical specifications

Table 19. Oscillator DC electrical specifications

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
V_{DD}	Supply voltage	1.71	—	3.6	V	

Table continues on the next page...

Table 24. Flash command timing specifications (continued)

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
t_{pgm4}	Program Longword execution time	—	65	145	μ s	
t_{ersscr}	Erase Flash Sector execution time	—	14	114	ms	2
t_{rd1all}	Read 1s All Blocks execution time	—	—	1.8	ms	
t_{rdonce}	Read Once execution time	—	—	25	μ s	1
$t_{pgmonce}$	Program Once execution time	—	65	—	μ s	
t_{ersall}	Erase All Blocks execution time	—	88	650	ms	2
t_{vfykey}	Verify Backdoor Access Key execution time	—	—	30	μ s	1

1. Assumes 25 MHz flash clock frequency.
2. Maximum times for erase parameters based on expectations at cycling end-of-life.

6.3.1.3 Flash high voltage current behaviors

Table 25. Flash high voltage current behaviors

Symbol	Description	Min.	Typ.	Max.	Unit
I_{DD_PGM}	Average current adder during high voltage flash programming operation	—	2.5	6.0	mA
I_{DD_ERS}	Average current adder during high voltage flash erase operation	—	1.5	4.0	mA

6.3.1.4 Reliability specifications

Table 26. NVM reliability specifications

Symbol	Description	Min.	Typ. ¹	Max.	Unit	Notes
Program Flash						
$t_{nvmretp10k}$	Data retention after up to 10 K cycles	5	50	—	years	
$t_{nvmretp1k}$	Data retention after up to 1 K cycles	20	100	—	years	
$n_{nvmcycp}$	Cycling endurance	10 K	50 K	—	cycles	2

1. Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25 °C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.
2. Cycling endurance represents number of program/erase cycles at $-40\text{ °C} \leq T_j \leq 125\text{ °C}$.

6.4 Analog

6.4.1 ADC electrical specifications

All ADC channels meet the 12-bit single-ended accuracy specifications.

6.4.1.1 16-bit ADC operating conditions

Table 27. 16-bit ADC operating conditions

Symbol	Description	Conditions	Min.	Typ. ¹	Max.	Unit	Notes
V_{DDA}	Supply voltage	Absolute	1.71	—	3.6	V	
ΔV_{DDA}	Supply voltage	Delta to V_{DD} ($V_{DD} - V_{DDA}$)	-100	0	+100	mV	2
ΔV_{SSA}	Ground voltage	Delta to V_{SS} ($V_{SS} - V_{SSA}$)	-100	0	+100	mV	2
V_{REFH}	ADC reference voltage high		1.13	V_{DDA}	V_{DDA}	V	
V_{REFL}	ADC reference voltage low		V_{SSA}	V_{SSA}	V_{SSA}	V	
V_{ADIN}	Input voltage		V_{REFL}	—	V_{REFH}	V	
C_{ADIN}	Input capacitance	<ul style="list-style-type: none"> 16-bit mode 8-bit / 10-bit / 12-bit modes 	—	8	10	pF	
R_{ADIN}	Input series resistance		—	2	5	k Ω	
R_{AS}	Analog source resistance (external)	12-bit modes $f_{ADCK} < 4$ MHz	—	—	5	k Ω	3
f_{ADCK}	ADC conversion clock frequency	\leq 12-bit mode	1.0	—	18.0	MHz	4
f_{ADCK}	ADC conversion clock frequency	16-bit mode	2.0	—	12.0	MHz	4
C_{rate}	ADC conversion rate	\leq 12-bit modes No ADC hardware averaging Continuous conversions enabled, subsequent conversion time	20.000	—	818.330	Ksps	5
C_{rate}	ADC conversion rate	16-bit mode No ADC hardware averaging Continuous conversions enabled, subsequent conversion time	37.037	—	461.467	Ksps	5

1. Typical values assume $V_{DDA} = 3.0$ V, Temp = 25 °C, $f_{ADCK} = 1.0$ MHz, unless otherwise stated. Typical values are for reference only, and are not tested in production.
2. DC potential difference.
3. This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had $< 8 \Omega$ analog source resistance. The R_{AS}/C_{AS} time constant should be kept to < 1 ns.
4. To use the maximum ADC conversion clock frequency, CFG2[ADHSC] must be set and CFG1[ADLPC] must be clear.
5. For guidelines and examples of conversion rate calculation, download the [ADC calculator tool](#).




Figure 2. ADC input impedance equivalency diagram

6.4.1.2 16-bit ADC electrical characteristics

Table 28. 16-bit ADC characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$)

Symbol	Description	Conditions ¹	Min.	Typ. ²	Max.	Unit	Notes
I_{DDA_ADC}	Supply current		0.215	—	1.7	mA	3
f_{ADACK}	ADC asynchronous clock source	<ul style="list-style-type: none"> • ADLPC = 1, ADHSC = 0 • ADLPC = 1, ADHSC = 1 • ADLPC = 0, ADHSC = 0 • ADLPC = 0, ADHSC = 1 	1.2 2.4 3.0 4.4	2.4 4.0 5.2 6.2	3.9 6.1 7.3 9.5	MHz MHz MHz MHz	$t_{ADACK} = 1/f_{ADACK}$
	Sample Time	See Reference Manual chapter for sample times					
TUE	Total unadjusted error	<ul style="list-style-type: none"> • 12-bit modes • <12-bit modes 	— —	±4 ±1.4	±6.8 ±2.1	LSB ⁴	5
DNL	Differential non-linearity	<ul style="list-style-type: none"> • 12-bit modes • <12-bit modes 	— —	±0.7 ±0.2	−1.1 to +1.9 −0.3 to 0.5	LSB ⁴	5
INL	Integral non-linearity	<ul style="list-style-type: none"> • 12-bit modes • <12-bit modes 	— —	±1.0 ±0.5	−2.7 to +1.9 −0.7 to +0.5	LSB ⁴	5

Table continues on the next page...

8. ADC conversion clock < 3 MHz




Figure 3. Typical ENOB vs. ADC_CLK for 16-bit single-ended mode

6.4.2 CMP and 6-bit DAC electrical specifications

Table 29. Comparator and 6-bit DAC electrical specifications

Symbol	Description	Min.	Typ.	Max.	Unit
V_{DD}	Supply voltage	1.71	—	3.6	V
I_{DDHS}	Supply current, High-speed mode (EN=1, PMODE=1)	—	—	200	μ A
I_{DDLs}	Supply current, low-speed mode (EN=1, PMODE=0)	—	—	20	μ A
V_{AIN}	Analog input voltage	$V_{SS} - 0.3$	—	V_{DD}	V
V_{AIO}	Analog input offset voltage	—	—	20	mV
V_H	Analog comparator hysteresis ¹ <ul style="list-style-type: none"> CR0[HYSTCTR] = 00 CR0[HYSTCTR] = 01 CR0[HYSTCTR] = 10 CR0[HYSTCTR] = 11 	—	5 10 20 30	—	mV mV mV mV
V_{CMPOh}	Output high	$V_{DD} - 0.5$	—	—	V
V_{CMPOl}	Output low	—	—	0.5	V
t_{DHS}	Propagation delay, high-speed mode (EN=1, PMODE=1)	20	50	200	ns

Table continues on the next page...

Table 29. Comparator and 6-bit DAC electrical specifications (continued)

Symbol	Description	Min.	Typ.	Max.	Unit
t_{DLS}	Propagation delay, low-speed mode (EN=1, PMODE=0)	80	250	600	ns
	Analog comparator initialization delay ²	—	—	40	μ s
I_{DAC6b}	6-bit DAC current adder (enabled)	—	7	—	μ A
INL	6-bit DAC integral non-linearity	-0.5	—	0.5	LSB ³
DNL	6-bit DAC differential non-linearity	-0.3	—	0.3	LSB

1. Typical hysteresis is measured with input voltage range limited to 0.6 to $V_{DD}-0.6$ V.
2. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to CMP_DACCR[DACEN], CMP_DACCR[VRSEL], CMP_DACCR[VOSEL], CMP_MUXCR[PSEL], and CMP_MUXCR[MSEL]) and the comparator output settling to a stable level.
3. 1 LSB = $V_{reference}/64$



Figure 4. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 0)

Table 31. VREF full-range operating behaviors (continued)

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
VREFH	Voltage reference output — user trim	1.178	—	1.202	V	
VREFL	Voltage reference output	0.38	0.4	0.42	V	
V _{step}	Voltage reference trim step	—	0.5	—	mV	
V _{tdrift}	Temperature drift (V _{max} - V _{min} across the full temperature range)	—	5	—	mV	1
A _c	Aging coefficient	—	—	400	uV/yr	
I _{bg}	Bandgap only current	—	—	80	μA	2
I _{lp}	Low-power buffer current	—	—	0.19	μA	2
I _{hp}	High-power buffer current	—	—	0.5	mA	2
I _{LOAD}	VREF buffer current	—	—	1	mA	3
ΔV _{LOAD}	Load regulation <ul style="list-style-type: none"> current = + 1.0 mA current = - 1.0 mA 	—	2 5	—	mV	2, 4
T _{stup}	Buffer startup time	—	—	20	ms	
V _{vdift}	Voltage drift (V _{max} - V _{min} across the full voltage range)	—	0.5	—	mV	2

1. For temp range -40 °C to 105 °C, this value is 15 mV
2. See the chip's Reference Manual for the appropriate settings of VREF Status and Control register.
3. See the chip's Reference Manual for the appropriate settings of SIM Miscellaneous Control Register.
4. Load regulation voltage is the difference between VREFH voltage with no load vs. voltage with defined load.

Table 32. VREF limited-range operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
T _A	Temperature	0	50	°C	

Table 33. VREF limited-range operating behaviours

Symbol	Description	Min.	Max.	Unit	Notes
VREFH	Voltage reference output with factory trim	1.173	1.225	V	
VREFL	Voltage reference output	0.38	0.42	V	

6.4.4 AFE electrical specifications

6.4.4.1 $\Sigma\Delta$ ADC + PGA specifications

Table 34. $\Sigma\Delta$ ADC + PGA specifications

Symbo l	Description	Conditions	Min	Typ ¹	Max	Unit	Notes
f_{Nyq}	Input bandwidth	Normal Mode Low-Power Mode	1.5 1.5	1.5 1.5	1.5 1.5	kHz	
V_{CM}	Input Common Mode Reference		0		0.8	V	
$V_{IN_{diff}}$	Differential input range	Gain = 1 (PGA ON/OFF) ²		+/- 500		mV	
		Gain = 2		+/- 250		mV	
		Gain = 4		+/- 125		mV	
		Gain = 8		+/- 62		mV	
		Gain = 16		+/- 31		mV	
		Gain = 32		+/- 15		mV	
SNR	Signal to Noise Ratio	Normal Mode				dB	
		• $f_{IN}=50\text{Hz}$; gain=01, common mode=0V, $V_{pp}=1000\text{mV}$ (full range diff.)	90	92			
		• $f_{IN}=50\text{Hz}$; gain=02, common mode=0V, $V_{pp}= 500\text{mV}$ (differential ended)	88	90			
		• $f_{IN}=50\text{Hz}$; gain=04, common mode=0V, $V_{pp}= 250\text{mV}$ (differential ended)	82	86			
		• $f_{IN}=50\text{Hz}$; gain=08, common mode=0V, $V_{pp}= 125\text{mV}$ (differential ended)	76	82			
		• $f_{IN}=50\text{Hz}$; gain=16, common mode=0V, $V_{pp}= 62\text{mV}$ (differential ended)	70	78			
		• $f_{IN}=50\text{Hz}$; gain=32, common mode=0V, $V_{pp}= 31\text{mV}$ (differential ended)	64	74			
		Low-Power Mode				dB	
		• $f_{IN}=50\text{Hz}$; gain=01, common mode=0V, $V_{pp}=1000\text{mV}$ (full range diff.)	82	82			
		• $f_{IN}=50\text{Hz}$; gain=02, common mode=0V, $V_{pp}= 500\text{mV}$ (differential ended)	76	78			
		• $f_{IN}=50\text{Hz}$; gain=04, common mode=0V, $V_{pp}= 250\text{mV}$ (differential ended)	70	74			
		• $f_{IN}=50\text{Hz}$; gain=08, common mode=0V, $V_{pp}= 125\text{mV}$ (differential ended)	64	70			
		• $f_{IN}=50\text{Hz}$; gain=16, common mode=0V, $V_{pp}= 62\text{mV}$ (differential ended)	58	66			
		• $f_{IN}=50\text{Hz}$; gain=32, common mode=0V, $V_{pp}= 31\text{mV}$ (differential ended)	52	62			

Table continues on the next page...

Table 34. $\Sigma\Delta$ ADC + PGA specifications (continued)

Symbo l	Description	Conditions	Min	Typ ¹	Max	Unit	Notes
SINAD	Signal-to-Noise + Distortion Ratio	Normal Mode <ul style="list-style-type: none"> $f_{IN}=50\text{Hz}$; gain=01, common mode=0V, $V_{pp}=500\text{mV}$ (differential ended) 		78		dB	
		Low-Power Mode <ul style="list-style-type: none"> $f_{IN}=50\text{Hz}$; gain=01, common mode=0V, $V_{pp}=500\text{mV}$ (differential ended) 		74		dB	
CMMR	Common Mode Rejection Ratio	<ul style="list-style-type: none"> $f_{IN}=50\text{Hz}$; gain=01, common mode=0V, $V_{id}=100\text{ mV}$ $f_{IN}=50\text{Hz}$; gain=32, common mode=0V, $V_{id}=100\text{ mV}$ 		70		dB	
				70			
E_{offset}	Offset Error	Gain=01, $V_{pp}=1000\text{ mV}$ (full range diff.)			+/- 5	mV	
$\Delta\text{Offset}_{\text{Temp}}$	Offset Temperature Drift ³	Gain=01, $V_{pp}=1000\text{mV}$ (full range diff.)			+/- 25	ppm/°C	
$\Delta\text{Gain}_{\text{Temp}}$	Gain Temperate Drift - Gain error caused by temperature drifts ⁴	<ul style="list-style-type: none"> Gain=01, $V_{pp}=500\text{mV}$ (differential ended) Gain=32, $V_{pp}=15\text{mV}$ (differential ended) 			+/- 75	ppm/°C	
PSRR_{AC}	AC Power Supply Rejection Ratio	Gain=01, $V_{CC} = 3\text{V} \pm 100\text{mV}$, $f_{IN} = 50\text{ Hz}$		60		dB	
XT	Crosstalk (with the input of the affected channel grounded)	Gain=01, $V_{id} = 500\text{ mV}$, $f_{IN} = 50\text{ Hz}$			-100	dB	
f_{MCLK}	Modulator Clock Frequency Range	Normal Mode	0.03		6.5	MHz	
		Low-Power Mode	0.03		1.6		
$I_{\text{DDA_PGA}}$	Current consumption by PGA (each channel)	Normal Mode ($f_{\text{MCLK}} = 6.144\text{ MHz}$, $\text{OSR}=2048$) Low-Power Mode ($f_{\text{MCLK}} = 0.768\text{MHz}$, $\text{OSR}=256$)			2.6 0	mA	5
$I_{\text{DDA_ADC}}$	Current Consumption by ADC (each chanel)	Normal Mode ($f_{\text{MCLK}} = 6.144\text{ MHz}$, $\text{OSR}=2048$) Low-Power Mode ($f_{\text{MCLK}} = 0.768\text{MHz}$, $\text{OSR}=256$)			1.4 0.5	mA	

1. Typical values assume $V_{DDA} = 3.0\text{ V}$, $\text{Temp} = 25^\circ\text{C}$, $f_{\text{MCLK}} = 6.144\text{ MHz}$, $\text{OSR} = 2048$ for Normal mode and $f_{\text{MCLK}} = 768\text{ kHz}$, $\text{OSR} = 256$ for Low-Power Mode unless otherwise stated. Typical values are for reference only and are not tested in production.
2. The full-scale input range in single-ended mode is $0.5V_{pp}$
3. Represents combined offset temperature drift of the PGA, SD ADC and Internal 1.2 VREF blocks; Defined by shorting both differential inputs to ground.
4. Represents combined gain temperature drift of the PGA, SD ADC and Internal 1.2 VREF blocks.
5. PGA is disabled in low-power modes.

Table 37. SPI switching characteristics at 1.7 V (1.7 - 3.6) (continued)

Description	Min.	Max.	Unit	Notes
SCK frequency <ul style="list-style-type: none"> Master Slave 		9 9	MHz Mhz	
SCK Duty Cycle	50%	—	—	
Data Setup Time (inputs, tSUI) <ul style="list-style-type: none"> Master Slave 	42 3.5		ns	
Input Data Hold Time (inputs, tHI) <ul style="list-style-type: none"> Master Slave 	0 1		ns	
Data hold time (outputs, tHO) <ul style="list-style-type: none"> Master Slave 	-3 0		ns	
Data Valid Out Time (tDVO) <ul style="list-style-type: none"> Master Slave 	16 44		ns	1
Rise time input <ul style="list-style-type: none"> Master Slave 	1 1		ns	
Fall time input <ul style="list-style-type: none"> Master Slave 	1 1		ns	
Rise time output <ul style="list-style-type: none"> Master Slave 	14.4 14.4		ns	
Fall time output <ul style="list-style-type: none"> Master Slave 	12.4 12.4		ns	

1. SCK frequency of 9 Mhz is applicable only in the case that the input setup time of the device outside is not more than 11.5 ns, else the frequency would need to be lowered.

The following table represents SPI Switching specification in OD cells

Table 38. SPI switching characteristics at 1.7 V (1.7 - 3.6)

Description	Min.	Max.	Unit	Notes
Data Setup Time (inputs, tSUI) <ul style="list-style-type: none"> Master Slave 	51 4		ns	
Input Data Hold Time (inputs, tHI) <ul style="list-style-type: none"> Master Slave 	0 1		ns	
Data hold time (outputs, tHO) <ul style="list-style-type: none"> Master Slave 	-15 0		ns	
Data Valid Out Time (tDVO) <ul style="list-style-type: none"> Master Slave 	61 93		ns	

Table continues on the next page...

7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to freescale.com and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
44-pin LGA	98ASA00239D
64-pin LQFP	98ASS23234W
100-pin LQFP	98ASS23308W

8 Pinout

NOTE

VSS also connects to flag on 44 LGA.

8.1 KM Signal multiplexing and pin assignments

100 QFP	64 QFP	44 LGA	DEFAULT	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
1	1	—	Disabled	LCD23	PTA0						
2	2	—	Disabled	LCD24	PTA1						
3	3	—	Disabled	LCD25	PTA2						
4	—	—	Disabled	LCD26	PTA3						
5	4	1	NMI_B	LCD27	PTA4	LLWU_P15					NMI_B
6	5	2	Disabled	LCD28	PTA5	CMPOUT					
7	6	3	Disabled	LCD29	PTA6	XBAR_IN0	LLWU_P14				
8	7	4	Disabled	LCD30	PTA7	XBAR_OUT0					
9	—	—	Disabled	LCD31	PTB0						
10	8	5	VDD	VDD							
11	9	6	VSS	VSS							
12	—	—	Disabled	LCD32	PTB1						
13	—	—	Disabled	LCD33	PTB2						
14	—	—	Disabled	LCD34	PTB3						
15	—	—	Disabled	LCD35	PTB4						
16	—	—	Disabled	LCD36	PTB5						
17	—	—	Disabled	LCD37/ CMP1P0	PTB6						

Pinout

100 QFP	64 QFP	44 LGA	DEFAULT	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
93	57	—	Disabled	LCD21	PTI2						
94	58	—	Disabled	LCD22	PTI3						
95	59	—	VSS	VSS							
96	60	—	VLL3	VLL3							
97	61	—	VLL2	VLL2							
98	62	—	VLL1	VLL1							
99	63	—	VCAP2	VCAP2							
100	64	—	VCAP1	VCAP1							

8.2 KM Family Pinouts

8.2.1 100-pin LQFP

The following figure represents the KM 100 LQFP pinouts: