





Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Not For New Designs
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	DMA, LCD, WDT
Number of I/O	68
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 12x16b, 4x24b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mkm34z128cll5

### 3.1.1 Example

This is an example of an operating requirement:

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	1.0 V core supply voltage	0.9	1.1	V

## 3.2 Definition: Operating behavior

An *operating behavior* is a specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions.

### 3.2.1 Example

This is an example of an operating behavior:

Symbol	Description	Min.	Max.	Unit
I <sub>WP</sub>	Digital I/O weak pullup/ pulldown current	10	130	μΑ

## 3.3 Definition: Attribute

An *attribute* is a specified value or range of values for a technical characteristic that are guaranteed, regardless of whether you meet the operating requirements.

## **3.3.1 Example**

This is an example of an attribute:

Symbol	Description	Min.	Max.	Unit
CIN_D	Input capacitance: digital pins		7	pF




### 3.8.1 **Example 1**

This is an example of an operating behavior that includes a typical value:

Symbol	Description	Min.	Тур.	Max.	Unit
	Digital I/O weak pullup/pulldown current	10	70	130	μΑ

### 3.8.2 Example 2

This is an example of a chart that shows typical values for various voltage and temperature conditions:



## 3.9 Typical value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Symbol	Description	Value	Unit
T <sub>A</sub>	Ambient temperature	25	°C
$V_{DD}$	3.3 V supply voltage	3.3	V



## 4.4 Voltage and current operating ratings

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	Digital supply voltage	-0.3	3.6	V
$V_{DIO}$	Digital input voltage (except RESET, EXTAL, and XTAL)	-0.3	V <sub>DD</sub> + 0.3	V
V <sub>DTamper</sub>	Tamper input voltage	-0.3	V <sub>BAT</sub> + 0.3	V
V <sub>AIO</sub>	Analog <sup>1</sup> , RESET, EXTAL, and XTAL input voltage	-0.3	V <sub>DD</sub> + 0.3	V
I <sub>D</sub>	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
$V_{DDA}$	Analog supply voltage	V <sub>DD</sub> – 0.3	V <sub>DD</sub> + 0.3	V
$V_{BAT}$	RTC battery supply voltage	-0.3	3.6	V

<sup>1.</sup> Analog pins are defined as pins that do not have an associated general purpose I/O port function.

### 5 General

### 5.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.




Figure 1. Input signal measurement reference

## 5.2 Nonswitching electrical specifications



Genera

# 5.2.1 Voltage and current operating requirements

### Table 1. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
$V_{DD}$	Supply voltage when AFE is operational	2.7	3.6	V	
	Supply voltage when AFE is NOT operational	1.71	3.6	V	
$V_{DDA}$	Analog supply voltage	2.7	3.6	V	
$V_{DD} - V_{DDA}$	V <sub>DD</sub> -to-V <sub>DDA</sub> differential voltage	-0.1	0.1	V	
V <sub>SS</sub> – V <sub>SSA</sub>	V <sub>SS</sub> -to-V <sub>SSA</sub> differential voltage	-0.1	0.1	V	
V <sub>BAT</sub>	RTC battery supply voltage	1.71	3.6	V	1
V <sub>IH</sub>	Input high voltage				
	• 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	$0.7 \times V_{DD}$	_	V	
	• 1.7 V ≤ V <sub>DD</sub> ≤ 2.7 V	$0.75 \times V_{DD}$	_	V	
V <sub>IL</sub>	Input low voltage				
	• 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	_	$0.35 \times V_{DD}$	V	
	• 1.7 V ≤ V <sub>DD</sub> ≤ 2.7 V	_	$0.3 \times V_{DD}$	V	
V <sub>HYS</sub>	Input hysteresis	$0.06 \times V_{DD}$	_	V	
I <sub>ICDIO</sub>	Digital pin negative DC injection current — single pin • $V_{IN} < V_{SS}$ -0.3V	-5	_	mA	
I <sub>ICAIO</sub>	Analog <sup>2</sup> , EXTAL, and XTAL pin DC injection current — single pin			mA	
	<ul> <li>V<sub>IN</sub> &lt; V<sub>SS</sub>-0.3V (Negative current injection)</li> </ul>	-3	_		
	• V <sub>IN</sub> > V <sub>DD</sub> +0.3V (Positive current injection)	_	+3		
I <sub>ICcont</sub>	Contiguous pin DC injection current —regional limit, includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins				
	<ul><li>Negative current injection</li><li>Positive current injection</li></ul>	-25 —	— +25	mA	
V <sub>RFVBAT</sub>	V <sub>BAT</sub> voltage required to retain the VBAT register file	V <sub>POR_VBAT</sub>	_	V	

<sup>1.</sup>  $V_{BAT}$  always needs to be there for the chip to be operational.

## 5.2.2 LVD and POR operating requirements

Table 2.  $V_{DD}$  supply LVD and POR operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>POR</sub>	Falling VDD POR detect voltage	0.8	1.1	1.5	V	
V <sub>LVDH</sub>	Falling low-voltage detect threshold — high range (LVDV=01)	2.48	2.56	2.64	V	

<sup>2.</sup> Analog pins are defined as pins that do not have an associated general purpose I/O port function.



Table 2.  $V_{DD}$  supply LVD and POR operating requirements (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Low-voltage warning thresholds — high range					1
$V_{LVW1H}$	Level 1 falling (LVWV=00)	2.62	2.70	2.78	V	
$V_{LVW2H}$	Level 2 falling (LVWV=01)	2.72	2.80	2.88	V	
$V_{LVW3H}$	Level 3 falling (LVWV=10)	2.82	2.90	2.98	V	
$V_{\text{LVW4H}}$	Level 4 falling (LVWV=11)	2.92	3.00	3.08	V	
V <sub>HYSH</sub>	Low-voltage inhibit reset/recover hysteresis — high range	_	80	_	mV	
$V_{LVDL}$	Falling low-voltage detect threshold — low range (LVDV=00)	1.54	1.60	1.66	V	
	Low-voltage warning thresholds — low range					1
$V_{LVW1L}$	Level 1 falling (LVWV=00)	1.74	1.80	1.86	V	
$V_{LVW2L}$	Level 2 falling (LVWV=01)	1.84	1.90	1.96	V	
$V_{LVW3L}$	Level 3 falling (LVWV=10)	1.94	2.00	2.06	V	
$V_{LVW4L}$	Level 4 falling (LVWV=11)	2.04	2.10	2.16	V	
V <sub>HYSL</sub>	Low-voltage inhibit reset/recover hysteresis — low range	_	60	_	mV	
$V_{BG}$	Bandgap voltage reference	0.97	1.00	1.03	V	
t <sub>LPO</sub>	Internal low power oscillator period — factory trimmed	900	1000	1100	μs	

<sup>1.</sup> Rising threshold is the sum of falling threshold and hysteresis voltage

Table 3. VBAT power operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>POR_VBAT</sub>	Falling VBAT supply POR detect voltage	0.8	1.1	1.5	V	

## 5.2.3 Voltage and current operating behaviors

Table 4. Voltage and current operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>OH</sub>	Output high voltage — high-drive strength				
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OH} = 20 \text{ mA}$	V <sub>DD</sub> – 0.5	_	V	
	• 1.71 V ≤ V <sub>DD</sub> ≤ 2.7 V, I <sub>OH</sub> = 10 mA	V <sub>DD</sub> – 0.5	_	V	
	Output high voltage — low-drive strength				
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OH} = 5 \text{ mA}$	V <sub>DD</sub> – 0.5	_	V	
	• 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, I <sub>OH</sub> = 2.5 mA	V <sub>DD</sub> – 0.5	_	V	
I <sub>OHT</sub>	Output high current total for all ports	_	100	mA	



Genera

Table 6. Power consumption operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DD_VLPW</sub>	Very-low-power wait mode current at 3.0 V — all					6
	peripheral clocks disabled • 25 °C	_	162	350	μA	
	• 25 °C • -40 °C	_	158.50	330	μA	
	• 105 °C	_	446.94	1700	μ <b>Α</b>	
I <sub>DD_STOP</sub>	Stop mode current at 3.0 V				Pr. Y	
100_510P	• 25 °C	_	311.90	730	μA	
	• -40 °C • 105 °C		364	700		
	• 105 °C	_			μA	
	V	_	645.13	2250	μΑ	
I <sub>DD_VLPS</sub>	Very-low-power stop mode current at 3.0 V  • 25 °C					
	• -40 °C	_	8.56	46	μA	
	• 105 °C	_		44	μΑ	
		_		1500	μΑ	
I <sub>DD_VLLS3</sub>	Very low-leakage stop mode 3 current at 3.0 V					
	• 25 °C • -40 °C	_	1.98	3.5	μΑ	
	• 105 °C	_		3.3	μΑ	
		_		85	μΑ	
I <sub>DD_VLLS2</sub>	Very low-leakage stop mode 2 current at 3.0 V					
_	• 25 °C	_	1.24	2.6	μΑ	
	• -40 °C • 105 °C	_		2.5	μA	
		_		59.5	μA	
I <sub>DD_VLLS1</sub>	Very low-leakage stop mode 1 current at 3.0 V			00.0	P/ \	
עטיין אַ	• 25 °C	_	0.89	1.7	μA	
	• -40 °C		0.03			
	• 105 °C	_		1.6	μA	
	W 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			38.8	μA	
I <sub>DD_VLLS0</sub>	Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit disabled					
	• 25 °C	_	0.35	0.67	μA	
	• -40 °C • 105 °C	_		0.64	μA	
	• 105 C	_		38	μΑ	
I <sub>DD_VLLS0</sub>	Very low-leakage stop mode 0 current at 3.0 V					
	with POR detect circuit enabled • 25 °C	_	0.472	0.76	μΑ	
	• -40 °C	_		0.72	μΑ	
	• 105 °C	_		38.4	μA	
I <sub>DD_VBAT</sub>	Average current with RTC and 32 kHz disabled					
	at 3.0 V and VDD is OFF	_	0.3	1	μΑ	
	• 25 °C • -40 °C	_		0.95	μA	
	• 105 °C	_		15	μA	
				'0	μ''	



General

## 5.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- 1. Go to www.freescale.com.
- 2. Perform a keyword search for "EMC design."

### 5.2.8 Capacitance attributes

Table 8. Capacitance attributes

Symbol	Description	Min.	Max.	Unit
C <sub>IN_A</sub>	Input capacitance: analog pins	_	7	pF
C <sub>IN_D</sub>	Input capacitance: digital pins	_	7	pF
C <sub>IN_D_io60</sub>	Input capacitance: fast digital pins	_	9	pF

## 5.3 Switching specifications

## 5.3.1 Device clock specifications

Table 9. Device clock specifications

Symbol	Description	Min.	Max.	Unit	Notes
	Normal run mode		•		
f <sub>SYS</sub>	System and core clock		50	MHz	
f <sub>BUS</sub>	Bus clock		25	MHz	
f <sub>FLASH</sub>	Flash clock		25	MHz	
f <sub>AFE</sub>	AFE Modulator clock		6.5	MHz	
	VLPR mode <sup>1</sup>				
f <sub>SYS</sub>	System and core clock		2	MHz	
f <sub>BUS</sub>	Bus clock		1	MHz	
f <sub>FLASH</sub>	Flash clock		1	MHz	
f <sub>AFE</sub>	AFE Modulator clock <sup>2</sup>		1.6	MHz	

<sup>1.</sup> The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any other module.

<sup>2.</sup> AFE working in low-power mode.



# 5.3.2 General switching specifications

These general purpose specifications apply to all signals configured for GPIO, UART, and I<sup>2</sup>C signals.

Table 10. General switching specifications

Symbol	Description	Min.	Max.	Unit	Notes
	GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	_	Bus clock cycles	1
	GPIO pin interrupt pulse width (digital glitch filter disabled) — Asynchronous path	16	_	ns	2
	External reset pulse width (digital glitch filter disabled)	100	_	ns	2
	Port rise and fall time—Low (All pins) and high drive (only PTC2) strength				3
	Slew disabled	_	8	ns	
	• 1.71 ≤ V <sub>DD</sub> ≤ 2.7 V	_	5	ns	
	• $2.7 \le V_{DD} \le 3.6 \text{ V}$				
	Slew enabled	_	27	ns	
	• 1.71 ≤ V <sub>DD</sub> ≤ 2.7 V	_	16	ns	
	• 2.7 ≤ V <sub>DD</sub> ≤ 3.6 V				

- 1. The greater synchronous and asynchronous timing must be met.
- 2. This is the shortest pulse that is guaranteed to be recognized.
- 3. Only PTC2 has high drive capability and load is 75 pF, other pins load (low drive) is 25 pF.

## 5.4 Thermal specifications

## 5.4.1 Thermal operating requirements

Table 11. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit
T <sub>J</sub>	Die junction temperature	-40	105	°C
T <sub>A</sub>	Ambient temperature	-40	85	°C



### Table 18. MCG specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>vco</sub>	VCO operating frequency	11.71875	12.288	14.648437 5	MHz	
I <sub>pll</sub>	PLL operating current  • IO 3.3 V current	_	300	_	μΑ	9
	Max core voltage current		100			
f <sub>pll_ref</sub>	PLL reference frequency range	31.25	32.768	39.0625	kHz	
J <sub>cyc_pll</sub>	PLL period jitter (RMS)					10
	• f <sub>vco</sub> = 12 MHz			700	ps	
D <sub>lock</sub>	Lock entry frequency tolerance	± 1.49	_	± 2.98	%	11
D <sub>unl</sub>	Lock exit frequency tolerance	± 4.47	_	± 5.97	%	
t <sub>pll_lock</sub>	Lock detector detection time	_	_	150 × 10 <sup>-6</sup> + 1075(1/ f <sub>pll_ref</sub> )	S	12

- 1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
- 2. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
- 3. Chip max freq is 50 MHz, so Mid-range with DRS = 10 and High-range of DCO cannot be used and should not be configured.
- 4. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
- 5. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
- 6. Chip max freq is 50 MHz, so Mid-range with DRS = 10 and High-range of DCO cannot be used and should not be configured.
- 7. This specification is based on standard deviation (RMS) of period or frequency.
- 8. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 9. Excludes any oscillator currents that are also consuming power while PLL is in operation.
- 10. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
- 11. Will be updated later
- 12. This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

## 6.2.2 Oscillator electrical specifications

# 6.2.2.1 Oscillator DC electrical specifications Table 19. Oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
$V_{DD}$	Supply voltage	1.71	_	3.6	V	



Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>pgm4</sub>	Program Longword execution time	_	65	145	μs	
t <sub>ersscr</sub>	Erase Flash Sector execution time	_	14	114	ms	2
t <sub>rd1all</sub>	Read 1s All Blocks execution time	_	_	1.8	ms	
t <sub>rdonce</sub>	Read Once execution time	_	_	25	μs	1
t <sub>pgmonce</sub>	Program Once execution time	_	65	_	μs	
t <sub>ersall</sub>	Erase All Blocks execution time	_	88	650	ms	2
t <sub>vfykey</sub>	Verify Backdoor Access Key execution time	_	_	30	μs	1

<sup>1.</sup> Assumes 25 MHz flash clock frequency.

# 6.3.1.3 Flash high voltage current behaviors Table 25. Flash high voltage current behaviors

Symbol	Description	Min.	Тур.	Max.	Unit
I <sub>DD_PGM</sub>	Average current adder during high voltage flash programming operation	_	2.5	6.0	mA
I <sub>DD_ERS</sub>	Average current adder during high voltage flash erase operation	_	1.5	4.0	mA

### 6.3.1.4 Reliability specifications

### Table 26. NVM reliability specifications

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes	
Program Flash							
t <sub>nvmretp10k</sub>	Data retention after up to 10 K cycles	5	50	_	years		
t <sub>nvmretp1k</sub>	Data retention after up to 1 K cycles	20	100	_	years		
n <sub>nvmcycp</sub>	Cycling endurance	10 K	50 K	_	cycles	2	

Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25 °C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.

## 6.4 Analog

### 6.4.1 ADC electrical specifications

All ADC channels meet the 12-bit single-ended accuracy specifications.

<sup>2.</sup> Maximum times for erase parameters based on expectations at cycling end-of-life.

<sup>2.</sup> Cycling endurance represents number of program/erase cycles at -40 °C  $\leq$  T $_{i}$   $\leq$  125 °C.



# 6.4.1.1 16-bit ADC operating conditions Table 27. 16-bit ADC operating conditions

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
$V_{DDA}$	Supply voltage	Absolute	1.71	_	3.6	V	
$\Delta V_{DDA}$	Supply voltage	Delta to V <sub>DD</sub> (V <sub>DD</sub> – V <sub>DDA</sub> )	-100	0	+100	mV	2
$\Delta V_{SSA}$	Ground voltage	Delta to V <sub>SS</sub> (V <sub>SS</sub> – V <sub>SSA</sub> )	-100	0	+100	mV	2
$V_{REFH}$	ADC reference voltage high		1.13	$V_{DDA}$	V <sub>DDA</sub>	V	
V <sub>REFL</sub>	ADC reference voltage low		V <sub>SSA</sub>	V <sub>SSA</sub>	V <sub>SSA</sub>	V	
V <sub>ADIN</sub>	Input voltage		V <sub>REFL</sub>	_	V <sub>REFH</sub>	V	
C <sub>ADIN</sub>	Input capacitance	16-bit mode	_	8	10	pF	
		8-bit / 10-bit / 12-bit modes	_	4	5		
R <sub>ADIN</sub>	Input series resistance		_	2	5	kΩ	
R <sub>AS</sub>	Analog source resistance (external)	12-bit modes f <sub>ADCK</sub> < 4 MHz	_	_	5	kΩ	3
f <sub>ADCK</sub>	ADC conversion clock frequency	≤ 12-bit mode	1.0	_	18.0	MHz	4
f <sub>ADCK</sub>	ADC conversion clock frequency	16-bit mode	2.0	_	12.0	MHz	4
C <sub>rate</sub>	ADC conversion	≤ 12-bit modes					5
	rate	No ADC hardware averaging	20.000	_	818.330	Ksps	
		Continuous conversions enabled, subsequent conversion time					
C <sub>rate</sub>	ADC conversion	16-bit mode					5
	rate	No ADC hardware averaging Continuous conversions enabled, subsequent conversion time	37.037	_	461.467	Ksps	

<sup>1.</sup> Typical values assume  $V_{DDA}$  = 3.0 V, Temp = 25 °C,  $f_{ADCK}$  = 1.0 MHz, unless otherwise stated. Typical values are for reference only, and are not tested in production.

<sup>2.</sup> DC potential difference.

<sup>3.</sup> This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had < 8 Ω analog source resistance. The R<sub>AS</sub>/C<sub>AS</sub> time constant should be kept to < 1 ns.</p>

<sup>4.</sup> To use the maximum ADC conversion clock frequency, CFG2[ADHSC] must be set and CFG1[ADLPC] must be clear.

<sup>5.</sup> For guidelines and examples of conversion rate calculation, download the ADC calculator tool.






Figure 2. ADC input impedance equivalency diagram

### 6.4.1.2 16-bit ADC electrical characteristics

Table 28. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )

Symbol	Description	Conditions <sup>1</sup> .	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
I <sub>DDA_ADC</sub>	Supply current		0.215	_	1.7	mA	3
	ADC asynchronous	• ADLPC = 1, ADHSC = 0	1.2	2.4	3.9	MHz	t <sub>ADACK</sub> = 1/ f <sub>ADACK</sub>
	clock source	• ADLPC = 1, ADHSC = 1	2.4	4.0	6.1	MHz	IADACK
f <sub>ADACK</sub>		• ADLPC = 0, ADHSC = 0	3.0	5.2	7.3	MHz	
		• ADLPC = 0, ADHSC = 1	4.4	6.2	9.5	MHz	
	Sample Time	See Reference Manual chapter	for sample t	imes			
TUE	Total unadjusted	12-bit modes	_	±4	±6.8	LSB <sup>4</sup>	5
	error	• <12-bit modes	_	±1.4	±2.1		
DNL	Differential non- linearity	12-bit modes	_	±0.7	-1.1 to +1.9	LSB <sup>4</sup>	5
		• <12-bit modes	_	±0.2	-0.3 to 0.5		
INL	Integral non- linearity	12-bit modes	_	±1.0	-2.7 to +1.9	LSB <sup>4</sup>	5
		• <12-bit modes	_	±0.5	-0.7 to +0.5		



#### 8. ADC conversion clock < 3 MHz




Figure 3. Typical ENOB vs. ADC\_CLK for 16-bit single-ended mode

# 6.4.2 CMP and 6-bit DAC electrical specifications

Table 29. Comparator and 6-bit DAC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
$V_{DD}$	Supply voltage	1.71	_	3.6	V
I <sub>DDHS</sub>	Supply current, High-speed mode (EN=1, PMODE=1)	_	_	200	μA
I <sub>DDLS</sub>	Supply current, low-speed mode (EN=1, PMODE=0)	_	_	20	μA
V <sub>AIN</sub>	Analog input voltage	V <sub>SS</sub> - 0.3	_	V <sub>DD</sub>	V
V <sub>AIO</sub>	Analog input offset voltage	_	_	20	mV
V <sub>H</sub>	Analog comparator hysteresis <sup>1</sup>				
	• CR0[HYSTCTR] = 00	_	5	_	mV
	• CR0[HYSTCTR] = 01	_	10	_	mV
	• CR0[HYSTCTR] = 10	_	20	_	mV
	• CR0[HYSTCTR] = 11	_	30	_	mV
V <sub>CMPOh</sub>	Output high	V <sub>DD</sub> – 0.5	_	_	V
$V_{CMPOI}$	Output low	_	_	0.5	V
t <sub>DHS</sub>	Propagation delay, high-speed mode (EN=1, PMODE=1)	20	50	200	ns



Table 29. Comparator and 6-bit DAC electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit
t <sub>DLS</sub>	Propagation delay, low-speed mode (EN=1, PMODE=0)	80	250	600	ns
	Analog comparator initialization delay <sup>2</sup>	_	_	40	μs
I <sub>DAC6b</sub>	6-bit DAC current adder (enabled)	_	7	_	μΑ
INL	6-bit DAC integral non-linearity	-0.5	_	0.5	LSB <sup>3</sup>
DNL	6-bit DAC differential non-linearity	-0.3	_	0.3	LSB

- 1. Typical hysteresis is measured with input voltage range limited to 0.6 to  $V_{DD}$ -0.6 V.
- 2. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to CMP\_DACCR[DACEN], CMP\_DACCR[VRSEL], CMP\_DACCR[VOSEL], CMP\_MUXCR[PSEL], and CMP\_MUXCR[MSEL]) and the comparator output settling to a stable level.
- 3.  $1 LSB = V_{reference}/64$




Figure 4. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 0)



Table 31. VREF full-range operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
VREFH	Voltage reference output — user trim	1.178	_	1.202	V	
VREFL	Voltage reference output	0.38	0.4	0.42	V	
V <sub>step</sub>	Voltage reference trim step	_	0.5	_	mV	
V <sub>tdrift</sub>	Temperature drift (Vmax - Vmin across the full temperature range)	_	5	_	mV	1
Ac	Aging coefficient	_	_	400	uV/yr	
I <sub>bg</sub>	Bandgap only current	_	_	80	μA	2
I <sub>lp</sub>	Low-power buffer current	_	_	0.19	μA	2
I <sub>hp</sub>	High-power buffer current	_	_	0.5	mA	2
I <sub>LOAD</sub>	VREF buffer current	_	_	1	mA	3
$\Delta V_{LOAD}$	Load regulation				mV	2, 4
	• current = + 1.0 mA	_	2	_		
	• current = - 1.0 mA		5			
T <sub>stup</sub>	Buffer startup time	_	_	20	ms	
V <sub>vdrift</sub>	Voltage drift (Vmax -Vmin across the full voltage range)	_	0.5	_	mV	2

- 1. For temp range -40  $^{\circ}$ C to 105  $^{\circ}$ C, this value is 15 mV
- 2. See the chip's Reference Manual for the appropriate settings of VREF Status and Control register.
- 3. See the chip's Reference Manual for the appropriate settings of SIM Miscellaneous Control Register.
- 4. Load regulation voltage is the difference between VREFH voltage with no load vs. voltage with defined load.

Table 32. VREF limited-range operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>A</sub>	Temperature	0	50	°C	

Table 33. VREF limited-range operating behaviours

Symbol	Description	Min.	Max.	Unit	Notes
VREFH	Voltage reference output with factory trim	1.173	1.225	V	
VREFL	Voltage reference output	0.38	0.42	V	

## 6.4.4 AFE electrical specifications



# 6.4.4.1 $\Sigma\Delta$ ADC + PGA specifications Table 34. $\Sigma\Delta$ ADC + PGA specifications

Symbo I	Description	Conditions	Min	Typ <sup>1</sup>	Max	Unit	Notes
f <sub>Nyq</sub>	Input bandwidth	Normal Mode	1.5	1.5	1.5	kHz	
		Low-Power Mode	1.5	1.5	1.5		
V <sub>CM</sub>	Input Common Mode Reference		0		0.8	V	
VIN <sub>diff</sub>	Differential input range	Gain = 1 (PGA ON/OFF) <sup>2</sup>		+/- 500		mV	
		Gain = 2		+/- 250		mV	
		Gain = 4		+/- 125		mV	
		Gain = 8		+/- 62		mV	
		Gain = 16		+/- 31		mV	
		Gain = 32		+/- 15		mV	
SNR	Signal to Noise Ratio	Normal Mode  • f <sub>IN</sub> =50Hz; gain=01, common mode=0V, V <sub>pp</sub> =1000mV (full	90	92		dB	
		range diff.)  • f <sub>IN</sub> =50Hz; gain=02, common mode=0V, V <sub>pp</sub> = 500mV (differential ended)	88	90			
		f <sub>IN</sub> =50Hz; gain=04, common mode=0V, V <sub>pp</sub> = 250mV (differential ended)	82	86			
		f <sub>IN</sub> =50Hz; gain=08, common mode=0V, V <sub>pp</sub> = 125mV (differential ended)	76	82			
		<ul> <li>f<sub>IN</sub>=50Hz; gain=16, common mode=0V, V<sub>pp</sub>= 62mV (differential ended)</li> </ul>	70	78			
		<ul> <li>f<sub>IN</sub>=50Hz; gain=32, common mode=0V, V<sub>pp</sub>= 31mV (differential ended)</li> </ul>	64	74			
		Low-Power Mode • f <sub>IN</sub> =50Hz; gain=01, common mode=0V, V <sub>pp</sub> =1000mV (full	82	82		dB	
		range diff.)  • f <sub>IN</sub> =50Hz; gain=02, common mode=0V, V <sub>pp</sub> = 500mV (differential ended)	76	78			
		f <sub>IN</sub> =50Hz; gain=04, common mode=0V, V <sub>pp</sub> = 250mV (differential ended)	70	74			
		• f <sub>IN</sub> =50Hz; gain=08, common mode=0V, V <sub>pp</sub> = 125mV (differential ended)	64	70			
		<ul> <li>f<sub>IN</sub>=50Hz; gain=16, common mode=0V, V<sub>pp</sub>= 62mV (differential ended)</li> <li>f<sub>IN</sub>=50Hz; gain=32, common</li> </ul>	58	66			
		mode=0V, V <sub>pp</sub> = 31mV (differential ended)	52	62			



### Table 34. $\Sigma\Delta$ ADC + PGA specifications (continued)

Symbo I	Description Conditions		Min	Typ <sup>1</sup>	Max	Unit	Notes
SINAD	Signal-to-Noise + Distortion Ratio	Normal Mode  • f <sub>IN</sub> =50Hz; gain=01, common mode=0V, V <sub>pp</sub> =500mV (differential ended )		78		dB	
		Low-Power Mode  • f <sub>IN</sub> =50Hz; gain=01, common mode=0V, V <sub>pp</sub> =500mV (differential ended )		74		dB	
CMMR	Common Mode Rejection Ratio	<ul> <li>f<sub>IN</sub>=50Hz; gain=01, common mode=0V, Vid=100 mV</li> <li>f<sub>IN</sub>=50Hz; gain=32, common mode=0V, V<sub>id</sub>=100 mV</li> </ul>		70 70		dB	
E <sub>offset</sub>	Offset Error	Gain=01, V <sub>pp</sub> =1000 mV (full range diff.)			+/- 5	mV	
ΔOffset Temp	Offset Temperature Drift <sup>3</sup>	Gain=01, V <sub>pp</sub> =1000mV (full range diff.)			+/- 25	ppm/°C	
ΔGain <sub>Te</sub>	Gain Temperate Drift - Gain error caused by temperature drifts <sup>4</sup>	<ul> <li>Gain=01, V<sub>pp</sub>=500mV (differential ended)</li> <li>Gain=32, V<sub>pp</sub>=15mV (differential ended)</li> </ul>			+/- 75	ppm/°C	
PSRR <sub>A</sub>	AC Power Supply Rejection Ratio	Gain=01, VCC = $3V \pm 100$ mV, $f_{IN} = 50$ Hz		60		dB	
XT	Crosstalk (with the input of the affected channel grounded)	Gain=01, $V_{id} = 500 \text{ mV}$ , $f_{iN} = 50 \text{ Hz}$			-100	dB	
f <sub>MCLK</sub>	Modulator Clock Frequency	Normal Mode	0.03		6.5	MHz	
	Range	Low-Power Mode	0.03		1.6		
I <sub>DDA_PG</sub>	Current consumption by PGA (each channel)	Normal Mode (f <sub>MCLK</sub> = 6.144 MHz, OSR= 2048)			2.6	mA	5
		Low-Power Mode (f <sub>MCLK</sub> = 0.768MHz, OSR= 256)			0		
I <sub>DDA_AD</sub>	Current Consumption by ADC (each chanel)	Normal Mode (f <sub>MCLK</sub> = 6.144 MHz, OSR= 2048)			1.4	mA	
		Low-Power Mode (f <sub>MCLK</sub> = 0.768MHz, OSR= 256)			0.5		

Typical values assume VDDA = 3.0 V, Temp = 25°C, f<sub>MCLK</sub> = 6.144 MHz, OSR = 2048 for Normal mode and f<sub>MCLK</sub> = 768 kHz, OSR = 256 for Low-Power Mode unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>2.</sup> The full-scale input range in single-ended mode is 0.5Vpp

<sup>3.</sup> Represents combined offset temperature drift of the PGA, SD ADC and Internal 1.2 VREF blocks; Defined by shorting both differential inputs to ground.

<sup>4.</sup> Represents combined gain temperature drift of the PGA, SD ADC and Internal 1.2 VREF blocks.

<sup>5.</sup> PGA is disabled in low-power modes.



Table 37. SPI switching characteristics at 1.7 V (1.7 - 3.6) (continued)

Description	Min.	Max.	Unit	Notes
SCK frequency		9	MHz	
Master				
Slave		9	Mhz	
SCK Duty Cycle	50%	_	_	
Data Setup Time (inputs, tSUI)  • Master	42		ns	
• Slave	3.5			
Input Data Hold Time (inputs, tHI)  • Master	0		ns	
• Slave	1			
Data hold time (outputs, tHO)  • Master	-3		ns	
• Slave	0			
Data Valid Out Time (tDVO)  • Master	16		ns	1
• Slave	44			
Rise time input  • Master	1		ns	
<ul> <li>Slave</li> </ul>	1			
Fall time input  • Master	1		ns	
Slave	1			
Rise time output  • Master	14.4		ns	
• Slave	14.4			
Fall time output  • Master	12.4		ns	
Slave	12.4			

<sup>1.</sup> SCK frequency of 9 Mhz is applicable only in the case that the input setup time of the device outside is not more than 11.5 ns, else the frequency would need to be lowered.

The following table represents SPI Switching specification in OD cells

Table 38. SPI switching characteristics at 1.7 V (1.7 - 3.6)

Description	Min.	Max.	Unit	Notes
Data Setup Time (inputs, tSUI)  • Master	51		ns	
Slave	4			
Input Data Hold Time (inputs, tHI)  • Master	0		ns	
Slave	1			
Data hold time (outputs, tHO)  • Master	-15		ns	
Slave	0			
Data Valid Out Time (tDVO)  • Master	61		ns	
• Slave	93			



# 7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to freescale.com and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
44-pin LGA	98ASA00239D
64-pin LQFP	98ASS23234W
100-pin LQFP	98ASS23308W

### 8 Pinout

### **NOTE**

VSS also connects to flag on 44 LGA.

## 8.1 KM Signal multiplexing and pin assignments

100 QFP	64 QFP	44 LGA	DEFAULT	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
1	1	_	Disabled	LCD23	PTA0						
2	2	_	Disabled	LCD24	PTA1						
3	3	_	Disabled	LCD25	PTA2						
4	_	_	Disabled	LCD26	PTA3						
5	4	1	NMI_B	LCD27	PTA4	LLWU_P15					NMI_B
6	5	2	Disabled	LCD28	PTA5	CMP0OUT					
7	6	3	Disabled	LCD29	PTA6	XBAR_IN0	LLWU_P14				
8	7	4	Disabled	LCD30	PTA7	XBAR_OUT0					
9	_	-	Disabled	LCD31	PTB0						
10	8	5	VDD	VDD							
11	9	6	VSS	VSS							
12	_	-	Disabled	LCD32	PTB1						
13	_	-	Disabled	LCD33	PTB2						
14	_	_	Disabled	LCD34	PTB3						
15	_	-	Disabled	LCD35	PTB4						
16	_	-	Disabled	LCD36	PTB5						
17	_	-	Disabled	LCD37/ CMP1P0	PTB6						

KM Family Data Sheet, Rev. 7, 01/2014.



#### rmout

100 QFP	64 QFP	44 LGA	DEFAULT	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
93	57	_	Disabled	LCD21	PTI2						
94	58	_	Disabled	LCD22	PTI3						
95	59	-	VSS	VSS							
96	60	_	VLL3	VLL3							
97	61	-	VLL2	VLL2							
98	62	-	VLL1	VLL1							
99	63	-	VCAP2	VCAP2							
100	64	-	VCAP1	VCAP1							

# 8.2 KM Family Pinouts

# 8.2.1 100-pin LQFP

The following figure represents the KM 100 LQFP pinouts: