

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	FR60 RISC
Core Size	32-Bit Single-Core
Speed	100MHz
Connectivity	CANbus, EBI/EMI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, WDT
Number of I/O	205
Program Memory Size	2.112MB (2.112M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	112K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 32x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	320-BBGA
Supplier Device Package	320-PBGA (27x27)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb91f469gapb-gs-k6e1">https://www.e-xfl.com/product-detail/infineon-technologies/mb91f469gapb-gs-k6e1</a>


## Contents

<b>1. Product Lineup</b>	4
<b>2. Pin Assignment</b>	6
2.1 MB91F469Gx	6
<b>3. Pin Description</b>	7
3.1 MB91F469Gx	7
3.2 Power Supply/Ground Pins	21
<b>4. I/O Circuit Types</b>	22
<b>5. Handling Devices</b>	29
5.1 Preventing Latch-up	29
5.2 Handling of Unused Input Pins	29
5.3 Power Supply Pins	29
5.4 Crystal Oscillator Circuit	29
5.5 Notes on using External Clock	29
5.6 Mode pins (MD_x)	30
5.7 Notes on operating in PLL clock mode	30
5.8 Pull-up control	30
5.9 Notes on PS register	30
<b>6. Notes on Debugger</b>	31
6.1 Execution of the RETI Command	31
6.2 Break function	31
6.3 Operand break	31
<b>7. Block Diagram</b>	32
7.1 MB91F469Gx	32
<b>8. CPU and Control Unit</b>	33
8.1 Features	33
8.2 Internal Architecture	33
8.3 Programming Model	34
8.4 Registers	35
<b>9. Embedded Program/Data Memory (Flash)</b>	38
9.1 Flash features	38
9.2 Operation modes	38
9.3 Flash Access in CPU Mode	39
9.4 Parallel Flash Programming Mode	42
9.5 Power on Sequence in Parallel Programming Mode	44
9.6 Flash Security	45
<b>10. Memory Space</b>	48
<b>11. Memory Maps</b>	49
11.1 MB91F469Gx	49
<b>12. I/O Map</b>	50
12.1 MB91F469Gx	50
12.2 Flash Memory and External Bus Area	81
<b>13. Interrupt Vector Table</b>	83
<b>14. Recommended Settings</b>	88
14.1 PLL and Clock Gear Settings	88
14.2 Clock Modulator Settings	89
<b>15. Electrical Characteristics</b>	95
15.1 Absolute maximum ratings	95
15.2 Recommended Operating Conditions	98
<b>15.3 DC Characteristics</b>	99
<b>15.4 A/D Converter Characteristics</b>	102
<b>15.5 Alarm Comparator Characteristics</b>	106
<b>15.6 Flash Memory Program/Erase Characteristics</b>	107
<b>15.7 AC Characteristics</b>	107
<b>16. Ordering Information</b>	141
<b>17. Package Dimension</b>	142
<b>18. Revision History</b>	143
<b>19. Main Changes in this Edition</b>	144
<b>Document History</b>	145

<b>JEDEC</b>	<b>Pin no.</b>	<b>Pin name</b>	<b>I/O</b>	<b>I/O circuit type<sup>[1]</sup></b>	<b>Description</b>
W11	103	P00_4	I/O	A	General-purpose input/output port
		D28			Signal pin of external data bus (bit28)
W12	104	P10_1	I/O	A	General-purpose input/output port
		ASX			Address strobe output pin
W13	105	P10_0	I/O	A	General-purpose input/output port
		SYSCLK			Clock output pin for external bus
W14	106	P10_5	I/O	A	General-purpose input/output port
		MCLKI			Clock input pin for memory
W15	107	TDO	O	O	Boundary Scan Test Data Out pin
W16	108	TDI	I	H	Boundary Scan Test Data In pin
W17	109	TRST	I	I	Boundary Scan Test Reset pin
W18	110	P21_2	I/O	A	General-purpose input/output port
		SCK0			Clock input/output pin of USART0
		CK0			External clock input pin of free-run timer 0
W19	111	P21_1	I/O	A	General-purpose input/output port
		SOT0			Data output pin of USART0
V19	112	P21_5	I/O	A	General-purpose input/output port
		SOT1			Data output pin of USART1
U19	113	P20_1	I/O	A	General-purpose input/output port
		SOT2			Data output pin of USART2
		BIN0			Up/down counter input pin
T19	114	X0A	---	J2	Sub clock (oscillation) input
R19	115	P19_1	I/O	A	General-purpose input/output port
		SOT4			Data output pin of USART4
P19	116	P19_4	I/O	A	General-purpose input/output port
		SIN5			Data input pin of USART5
N19	117	P18_0	I/O	A	General-purpose input/output port
		SIN6			Data input pin of USART6
		AIN2			Up/down counter input pin
M19	118	X0	---	J1	Clock (oscillation) input
L19	119	P17_0	I/O	A	General-purpose input/output port
		PPG0			Output pin of PPG timer
K19	120	P17_3	I/O	A	General-purpose input/output port
		PPG3			Output pin of PPG timer

## 7. Block Diagram

### 7.1 MB91F469Gx



## 9.6 Flash Security

### 9.6.1 Vector addresses

Two Flash Security Vectors (FSV1, FSV2) are located parallel to the Boot Security Vectors (BSV1, BSV2) controlling the protection functions of the Flash Security Module:

FSV1: 0x24:8000	BSV1: 0x24:8004
FSV2: 0x24:8008	BSV2: 0x24:800C

### 9.6.2 Security Vector FSV1

The setting of the Flash Security Vector FSV1 is responsible for the read and write protection modes and the individual write protection of the 8 Kbytes sectors.

#### 9.6.2.1 FSV1 (bit31 to bit16)

The setting of the Flash Security Vector FSV1 bits [31:16] is responsible for the read and write protection modes.

**Table 2. Explanation of the bits in the Flash Security Vector FSV1 [31:16]**

FSV1[31:19]	FSV1[18] Write Protection Level	FSV1[17] Write Protection	FSV1[16] Read Protection	Flash Security Mode
set all to "0"	set to "0"	set to "0"	set to "1"	Read Protection (all device modes, except INTVEC mode MD[2:0] = "000")
set all to "0"	set to "0"	set to "1"	set to "0"	Write Protection (all device modes, without exception)
set all to "0"	set to "0"	set to "1"	set to "1"	Read Protection (all device modes, except INTVEC mode MD[2:0] = "000") and Write Protection (all device modes)
set all to "0"	set to "1"	set to "0"	set to "1"	Read Protection (all device modes, except INTVEC mode MD[2:0] = "000")
set all to "0"	set to "1"	set to "1"	set to "0"	Write Protection (all device modes, except INTVEC mode MD[2:0] = "000")
set all to "0"	set to "1"	set to "1"	set to "1"	Read Protection (all device modes, except INTVEC mode MD[2:0] = "000") and Write Protection (all device modes except INTVEC mode MD[2:0] = "000")

	Register				
Address	+1	+2	+3	+4	Block
000060 <sub>H</sub>	SCR04 [R/W,W] 00000000	SMR04 [R/W,W] 00000000	SSR04 [R/W,R] 00001000	RDR04/TDR04 [R/W] 00000000	LIN-USART 4 with FIFO
000064 <sub>H</sub>	ESCR04 [R/W] 00000X00	ECCR04 [R/W,R,W] -00000XX	FSR04 [R] --- 00000	FCR04 [R/W] 0001 - 000	
000068 <sub>H</sub>	SCR05 [R/W,W] 00000000	SMR05 [R/W,W] 00000000	SSR05 [R/W,R] 00001000	RDR05/TDR05 [R/W] 00000000	LIN-USART 5 with FIFO
00006C <sub>H</sub>	ESCR05 [R/W] 00000X00	ECCR05 [R/W,R,W] -00000XX	FSR05 [R] --- 00000	FCR05 [R/W] 0001 - 000	
000070 <sub>H</sub>	SCR06 [R/W,W] 00000000	SMR06 [R/W,W] 00000000	SSR06 [R/W,R] 00001000	RDR06/TDR06 [R/W] 00000000	LIN-USART 6 with FIFO
000074 <sub>H</sub>	ESCR06 [R/W] 00000X00	ECCR06 [R/W,R,W] -00000XX	FSR06 [R] --- 00000	FCR06 [R/W] 0001 - 000	
000078 <sub>H</sub>	SCR07 [R/W,W] 00000000	SMR07 [R/W,W] 00000000	SSR07 [R/W,R] 00001000	RDR07/TDR07 [R/W] 00000000	LIN-USART 7 with FIFO
00007C <sub>H</sub>	ESCR07 [R/W] 00000X00	ECCR07 [R/W,R,W] -00000XX	FSR07 [R] --- 00000	FCR07 [R/W] 0001 - 000	
000080 <sub>H</sub>	BGR100 [R/W] 00000000	BGR000 [R/W] 00000000	BGR101 [R/W] 00000000	BGR001 [R/W] 00000000	Baudrate Generator LIN-USART 0-7
000084 <sub>H</sub>	BGR102 [R/W] 00000000	BGR002 [R/W] 00000000	BGR103 [R/W] 00000000	BGR003 [R/W] 00000000	
000088 <sub>H</sub>	BGR104 [R/W] 00000000	BGR004 [R/W] 00000000	BGR105 [R/W] 00000000	BGR005 [R/W] 00000000	
00008C <sub>H</sub>	BGR106 [R/W] 00000000	BGR006 [R/W] 00000000	BGR107 [R/W] 00000000	BGR007 [R/W] 00000000	
000090 <sub>H</sub> - 0000CC <sub>H</sub>	Reserved				Reserved
0000D0 <sub>H</sub>	IBCR0 [R/W] 00000000	IBSR0 [R] 00000000	ITBAH0 [R/W] ----- 00	ITBAL0 [R/W] 00000000	I <sup>2</sup> C 0
0000D4 <sub>H</sub>	ITMKH0 [R/W] 00 ---- 11	ITMKL0 [R/W] 11111111	ISMK0 [R/W] 01111111	ISBA0 [R/W] - 00000000	
0000D8 <sub>H</sub>	Reserved	IDAR0 [R/W] 00000000	ICCR0 [R/W] 00011111	Reserved	
0000DC <sub>H</sub>	IBCR1 [R/W] 00000000	IBSR1 [R] 00000000	ITBAH1 [R/W] ----- 00	ITBAL1 [R/W] 00000000	I <sup>2</sup> C 1
0000E0 <sub>H</sub>	ITMKH1 [R/W] 00 ---- 11	ITMKL1 [R/W] 11111111	ISMK1 [R/W] 01111111	ISBA1 [R/W] - 00000000	
0000E4 <sub>H</sub>	Reserved	IDAR1 [R/W] 00000000	ICCR1 [R/W] 00011111	Reserved	
0000E8 <sub>H</sub> - 0000FC <sub>H</sub>	Reserved				Reserved
000100 <sub>H</sub>	GCN10 [R/W] 00110010 00010000	Reserved	GCN20 [R/W] ---- 0000	PPG Control 0-3	

	Register					
Address	+1	+2	+3	+4	Block	
000160 <sub>H</sub>	PTMR10 [R] 11111111 11111111		PCSR10 [W] XXXXXXXX XXXXXXXX		PPG 10	
000164 <sub>H</sub>	PDUT10 [W] XXXXXXXX XXXXXXXX		PCNH10 [R/W] 0000000 -	PCNL10 [R/W] 0000000 - 0		
000168 <sub>H</sub>	PTMR11 [R] 11111111 11111111		PCSR11 [W] XXXXXXXX XXXXXXXX		PPG 11	
00016C <sub>H</sub>	PDUT11 [W] XXXXXXXX XXXXXXXX		PCNH11 [R/W] 0000000 -	PCNL11 [R/W] 0000000 - 0		
000170 <sub>H</sub>	P0TMCSRH [R/W] - 0 - 000 - 0	P0TMCSRL [R/W] --- 00000	P1TMCSRH [R/W] - 0 - 000 - 0	P1TMCSRL [R/W] --- 00000	Pulse Frequency Modulator	
000174 <sub>H</sub>	P0TMRLR [W] XXXXXXXX XXXXXXXX		P0TMR [R] XXXXXXXX XXXXXXXX			
000178 <sub>H</sub>	P1TMRLR [W] XXXXXXXX XXXXXXXX		P1TMR [R] XXXXXXXX XXXXXXXX			
00017C <sub>H</sub>	Reserved				Reserved	
000180 <sub>H</sub>	Reserved	ICS01 [R/W] 00000000	Reserved	ICS23 [R/W] 00000000	Input Capture 0-3	
000184 <sub>H</sub>	IPCP0 [R] XXXXXXXX XXXXXXXX		IPCP1 [R] XXXXXXXX XXXXXXXX			
000188 <sub>H</sub>	IPCP2 [R] XXXXXXXX XXXXXXXX		IPCP3 [R] XXXXXXXX XXXXXXXX			
00018C <sub>H</sub>	OCS01 [R/W] --- 0 -- 00 0000 -- 00		OCS23 [R/W] --- 0 -- 00 0000 -- 00			
000190 <sub>H</sub>	OCCP0 [R/W] XXXXXXXX XXXXXXXX		OCCP1 [R/W] XXXXXXXX XXXXXXXX		Output Compare 0-3	
000194 <sub>H</sub>	OCCP2 [R/W] XXXXXXXX XXXXXXXX		OCCP3 [R/W] XXXXXXXX XXXXXXXX			
000198 <sub>H</sub>	SGCRH [R/W] 0000 - - 00	SGCRL [R/W] -- 0 -- 000	SGFR [R/W, R] XXXXXXXX XXXXXXXX		Sound Generator	
00019C <sub>H</sub>	SGAR [R/W] 00000000	Reserved	SGTR [R/W] XXXXXXXX	SGDR [R/W] XXXXXXXX		
0001A0 <sub>H</sub>	ADERH [R/W] 00000000 00000000		ADERL [R/W] 00000000 00000000		A/D Converter	
0001A4 <sub>H</sub>	ADCS1 [R/W] 00000000	ADCS0 [R/W] 00000000	ADCR1 [R] 00000XX	ADCR0 [R] XXXXXXXX		
0001A8 <sub>H</sub>	ADCT1 [R/W] 00010000	ADCT0 [R/W] 00101100	ADSCH [R/W] --- 00000	ADECH [R/W] --- 00000		
0001AC <sub>H</sub>	Reserved	ACSR0 [R/W] 011XXX00	Reserved	ACSR1 [R/W] 011XXX00		
0001B0 <sub>H</sub>	TMRLRC0 [W] XXXXXXXX XXXXXXXX		TMRC0 [R] XXXXXXXX XXXXXXXX		Reload Timer 0 (PPG 0-1)	
0001B4 <sub>H</sub>	Reserved		TMCSRCH0 [R/W] --- 00000	TMCSRCLO [R/W] 0 - 000000		

	Register				
Address	+1	+2	+3	+4	Block
000440 <sub>H</sub>	ICR00 [R/W] --- 11111	ICR01 [R/W] --- 11111	ICR02 [R/W] --- 11111	ICR03 [R/W] --- 11111	Interrupt Control register
000444 <sub>H</sub>	ICR04 [R/W] --- 11111	ICR05 [R/W] --- 11111	ICR06 [R/W] --- 11111	ICR07 [R/W] --- 11111	
000448 <sub>H</sub>	ICR08 [R/W] --- 11111	ICR09 [R/W] --- 11111	ICR10 [R/W] --- 11111	ICR11 [R/W] --- 11111	
00044C <sub>H</sub>	ICR12 [R/W] --- 11111	ICR13 [R/W] --- 11111	ICR14 [R/W] --- 11111	ICR15 [R/W] --- 11111	
000450 <sub>H</sub>	ICR16 [R/W] --- 11111	ICR17 [R/W] --- 11111	ICR18 [R/W] --- 11111	ICR19 [R/W] --- 11111	
000454 <sub>H</sub>	ICR20 [R/W] --- 11111	ICR21 [R/W] --- 11111	ICR22 [R/W] --- 11111	ICR23 [R/W] --- 11111	
000458 <sub>H</sub>	ICR24 [R/W] --- 11111	ICR25 [R/W] --- 11111	ICR26 [R/W] --- 11111	ICR27 [R/W] --- 11111	
00045C <sub>H</sub>	ICR28 [R/W] --- 11111	ICR29 [R/W] --- 11111	ICR30 [R/W] --- 11111	ICR31 [R/W] --- 11111	
000460 <sub>H</sub>	ICR32 [R/W] --- 11111	ICR33 [R/W] --- 11111	ICR34 [R/W] --- 11111	ICR35 [R/W] --- 11111	
000464 <sub>H</sub>	ICR36 [R/W] --- 11111	ICR37 [R/W] --- 11111	ICR38 [R/W] --- 11111	ICR39 [R/W] --- 11111	
000468 <sub>H</sub>	ICR40 [R/W] --- 11111	ICR41 [R/W] --- 11111	ICR42 [R/W] --- 11111	ICR43 [R/W] --- 11111	
00046C <sub>H</sub>	ICR44 [R/W] --- 11111	ICR45 [R/W] --- 11111	ICR46 [R/W] --- 11111	ICR47 [R/W] --- 11111	
000470 <sub>H</sub>	ICR48 [R/W] --- 11111	ICR49 [R/W] --- 11111	ICR50 [R/W] --- 11111	ICR51 [R/W] --- 11111	
000474 <sub>H</sub>	ICR52 [R/W] --- 11111	ICR53 [R/W] --- 11111	ICR54 [R/W] --- 11111	ICR55 [R/W] --- 11111	
000478 <sub>H</sub>	ICR56 [R/W] --- 11111	ICR57 [R/W] --- 11111	ICR58 [R/W] --- 11111	ICR59 [R/W] --- 11111	
00047C <sub>H</sub>	ICR60 [R/W] --- 11111	ICR61 [R/W] --- 11111	ICR62 [R/W] --- 11111	ICR63 [R/W] --- 11111	
000480 <sub>H</sub>	RSRR [R/W] 10000000	STCR [R/W] 00110011	TBCR [R/W] 00XXX - 00	CTBR [W] XXXXXXXX	Clock Control Unit
000484 <sub>H</sub>	CLKR [R/W] ---- 0000	WPR [W] XXXXXXX	DIVR0 [R/W] 00000011	DIVR1 [R/W] 00000000	
000488 <sub>H</sub>	Reserved				Reserved
00048C <sub>H</sub>	PLLDIVM [R/W] ---- 0000	PLLDIVN [R/W] -- 000000	PLLDIVG [R/W] ---- 0000	PLLMULG [W] 00000000	PLL Clock Gear Unit
000490 <sub>H</sub>	PLLCTRL [R/W] ---- 0000	Reserved			
000494 <sub>H</sub>	OSCC1 [R/W] ---- 010	OSCS1 [R/W] 00001111	OSCC2 [R/W] ---- 010	OSCS2 [R/W] 00001111	Main/Sub Oscillator Control
000498 <sub>H</sub>	PORTE [R/W] ----- 00	Reserved			Port Input Enable Control
00049C <sub>H</sub>	Reserved				Reserved

	Register					
Address	+1	+2	+3	+4	Block	
0004A0 <sub>H</sub>	Reserved	WTCSR [R/W] ----- 00	WTCR [R/W] 00000000 000 - 00 - 0		Watchdog Timer	
0004A4 <sub>H</sub>	Reserved	WTBR [R/W] --- XXXXX XXXXXXXXX XXXXXXXXX				
0004A8 <sub>H</sub>	WTHR [R/W] --- 00000	WTMR [R/W] -- 000000	WTSR [R/W] -- 000000	Reserved		
0004AC <sub>H</sub>	CSVTR [R/W] --- 00010	CSVCR [R/W] 00011100	CSCFG [R/W] 0X000000	CMCFG [R/W] 00000000	Clock- Supervisor / Selector / Monitor	
0004B0 <sub>H</sub>	CUCR [R/W] ----- 0 -- 00		CUTD [R/W] 10000000 00000000		Calibration Unit of Sub Oscillation	
0004B4 <sub>H</sub>	CUTR1 [R] ----- 00000000		CUTR2 [R] 00000000 00000000			
0004B8 <sub>H</sub>	CMPR [R/W] -- 000010 11111101		Reserved	CMCR [R/W] - 001 -- 00	Clock Modulation	
0004BC <sub>H</sub>	CMT1 [R/W] 00000000 1 --- 0000		CMT2 [R/W] -- 00000000 00000000			
0004C0 <sub>H</sub>	CANPRE [R/W] 0 --- 0000	CANCKD [R/W] -- 0000001	Reserved		CAN Clock Control	
0004C4 <sub>H</sub>	LVSEL [R/W] 00000101	LVDET [R/W] -000 0 - 00	HWWDE [R/W] ----- 00	HWWD [R/W,W] 00011000	LV Detection / Hardware- Watchdog	
0004C8 <sub>H</sub>	OSCRH [R/W] 000 -- 001	OSCRL [R/W] ----- 000	WPCRH [R/W] 000 -- 000	WPCRL [R/W] ----- 00	Main-/Sub-Oscillation Stabilization Timer	
0004CC <sub>H</sub>	OSCCR [R/W] ----- 00	Reserved	REGSEL [R/W] -- 000100	REGCTR [R/W] --- X -- 00	Main- Oscillation Standby Control Main/ Sub Regulator Control	
0004D0 <sub>H</sub> - 00063C <sub>H</sub>	Reserved				Reserved	

	Register				
Address	+1	+2	+3	+4	Block
000EC0 <sub>H</sub>	PPER00 [R/W] 00000000	PPER01 [R/W] 00000000	PPER02 [R/W] 00000000	PPER03 [R/W] 00000000	Port Pull-Up/Down Enable register
000EC4 <sub>H</sub>	PPER04 [R/W] ---- 0000	PPER05 [R/W] 00000000	PPER06 [R/W] 00000000	PPER07 [R/W] 00000000	
000EC8 <sub>H</sub>	PPER08 [R/W] 00000000	PPER09 [R/W] 00000000	PPER10 [R/W] - 0000000	PPER11 [R/W] ----- 00	
000ECC <sub>H</sub>	Reserved	PPER13 [R/W] 00000000	PPER14 [R/W] 00000000	PPER15 [R/W] 00000000	
000ED0 <sub>H</sub>	PPER16 [R/W] 00000000	PPER17 [R/W] 00000000	PPER18 [R/W] - 000 - 000	PPER19 [R/W] - 000 - 000	
000ED4 <sub>H</sub>	PPER20 [R/W] - 000 - 000	PPER21 [R/W] - 000 - 000	PPER22 [R/W] 00000000	PPER23 [R/W] 00000000	
000ED8 <sub>H</sub>	PPER24 [R/W] 00000000	Reserved	PPER26 [R/W] 00000000	PPER27 [R/W] 00000000	
000EDC <sub>H</sub>	PPER28 [R/W] 00000000	PPER29 [R/W] 00000000	Reserved		
000EE0 <sub>H</sub> - 000EFC <sub>H</sub>	Reserved				Reserved
000F00 <sub>H</sub>	PPCR00 [R/W] 11111111	PPCR01 [R/W] 11111111	PPCR02 [R/W] 11111111	PPCR03 [R/W] 11111111	Port Pull-Up/Down Control register
000F04 <sub>H</sub>	PPCR04 [R/W] ---- 1111	PPCR05 [R/W] 11111111	PPCR06 [R/W] 11111111	PPCR07 [R/W] 11111111	
000F08 <sub>H</sub>	PPCR08 [R/W] 11111111	PPCR09 [R/W] 11111111	PPCR10 [R/W] - 1111111	PPCR11 [R/W] ----- 11	
000F0C <sub>H</sub>	Reserved	PPCR13 [R/W] 11111111	PPCR14 [R/W] 11111111	PPCR15 [R/W] 11111111	
000F10 <sub>H</sub>	PPCR16 [R/W] 11111111	PPCR17 [R/W] 11111111	PPCR18 [R/W] - 111 - 111	PPCR19 [R/W] - 111 - 111	
000F14 <sub>H</sub>	PPCR20 [R/W] - 111 - 111	PPCR21 [R/W] - 111 - 111	PPCR22 [R/W] 11111111	PPCR23 [R/W] 11111111	
000F18 <sub>H</sub>	PPCR24 [R/W] 11111111	Reserved	PPCR26 [R/W] 11111111	PPCR27 [R/W] 11111111	
000F1C <sub>H</sub>	PPCR28 [R/W] 11111111	PPCR29 [R/W] 11111111	Reserved		
000F20 <sub>H</sub> - 000FFC <sub>H</sub>	Reserved				Reserved


	Register				
Address	+1	+2	+3	+4	Block
00C000 <sub>H</sub>	CTRLR0 [R/W] 00000000 00000001		STATR0 [R/W] 00000000 00000000		CAN 0 Control register
00C004 <sub>H</sub>	ERRCNT0 [R] 00000000 00000000		BTR0 [R/W] 00100011 00000001		
00C008 <sub>H</sub>	INTR0 [R] 00000000 00000000		TESTR0 [R/W] 00000000 X0000000		
00C00C <sub>H</sub>	BRPE0 [R/W] 00000000 00000000		Reserved		
00C010 <sub>H</sub>	IF1CREQ0 [R/W] 00000000 00000001		IF1CMSK0 [R/W] 00000000 00000000		CAN 0 IF 1 Register
00C014 <sub>H</sub>	IF1MSK20 [R/W] 11111111 11111111		IF1MSK10 [R/W] 11111111 11111111		
00C018 <sub>H</sub>	IF1ARB20 [R/W] 00000000 00000000		IF1ARB10 [R/W] 00000000 00000000		
00C01C <sub>H</sub>	IF1MCTR0 [R/W] 00000000 00000000		Reserved		
00C020 <sub>H</sub>	IF1DTA10 [R/W] 00000000 00000000		IF1DTA20 [R/W] 00000000 00000000		CAN 0 IF 1 Register mirror
00C024 <sub>H</sub>	IF1DTB10 [R/W] 00000000 00000000		IF1DTB20 [R/W] 00000000 00000000		
00C028 <sub>H</sub> - 00C02C <sub>H</sub>	Reserved				
00C030 <sub>H</sub>	IF1DTA20 [R/W] 00000000 00000000		IF1DTA10 [R/W] 00000000 00000000		
00C034 <sub>H</sub>	IF1DTB20 [R/W] 00000000 00000000		IF1DTB10 [R/W] 00000000 00000000		
00C038 <sub>H</sub> - 00C03C <sub>H</sub>	Reserved				
00C040 <sub>H</sub>	IF2CREQ0 [R/W] 00000000 00000001		IF2CMSK0 [R/W] 00000000 00000000		CAN 0 IF 2 Register
00C044 <sub>H</sub>	IF2MSK20 [R/W] 11111111 11111111		IF2MSK10 [R/W] 11111111 11111111		
00C048 <sub>H</sub>	IF2ARB20 [R/W] 00000000 00000000		IF2ARB10 [R/W] 00000000 00000000		
00C04C <sub>H</sub>	IF2MCTR0 [R/W] 00000000 00000000		Reserved		
00C050 <sub>H</sub>	IF2DTA10 [R/W] 00000000 00000000		IF2DTA20 [R/W] 00000000 00000000		Reserved
00C054 <sub>H</sub>	IF2DTB10 [R/W] 00000000 00000000		IF2DTB20 [R/W] 00000000 00000000		
00C058 <sub>H</sub> - 00C05C <sub>H</sub>	Reserved				Reserved

	Register					
Address	+1	+2	+3	+4	Block	
00C260 <sub>H</sub>	IF2DTA22 [R/W] 00000000 00000000		IF2DTA12 [R/W] 00000000 00000000		CAN 2 IF 2 Register mirror	
00C264 <sub>H</sub>	IF2DTB22 [R/W] 00000000 00000000		IF2DTB12 [R/W] 00000000 00000000			
00C268 <sub>H</sub> - 00C27CH	Reserved				Reserved	
00C280 <sub>H</sub>	TREQR22 [R] 00000000 00000000		TREQR12 [R] 00000000 00000000		CAN 2 Status Flags	
00C284 <sub>H</sub>	TREQR42 [R] 00000000 00000000		TREQR32 [R] 00000000 00000000			
00C288 <sub>H</sub>	TREQR62 [R] 00000000 00000000		TREQR52 [R] 00000000 00000000			
00C28CH	TREQR82 [R] 00000000 00000000		TREQR72 [R] 00000000 00000000			
00C290 <sub>H</sub>	NEWDT22 [R] 00000000 00000000		NEWDT12 [R] 00000000 00000000			
00C294 <sub>H</sub>	NEWDT42 [R] 00000000 00000000		NEWDT32 [R] 00000000 00000000			
00C298 <sub>H</sub>	NEWDT62 [R] 00000000 00000000		NEWDT52 [R] 00000000 00000000			
00C29CH	NEWDT82 [R] 00000000 00000000		NEWDT72 [R] 00000000 00000000			
00C2A0 <sub>H</sub>	INTPND22 [R] 00000000 00000000		INTPND12 [R] 00000000 00000000			
00C2A4 <sub>H</sub>	INTPND42 [R] 00000000 00000000		INTPND32 [R] 00000000 00000000			
00C2A8 <sub>H</sub>	INTPND62 [R] 00000000 00000000		INTPND52 [R] 00000000 00000000			
00C2AC <sub>H</sub>	INTPND82 [R] 00000000 00000000		INTPND72 [R] 00000000 00000000			
00C2B0 <sub>H</sub>	MSGVAL22 [R] 00000000 00000000		MSGVAL12 [R] 00000000 00000000			
00C2B4 <sub>H</sub>	MSGVAL42 [R] 00000000 00000000		MSGVAL32 [R] 00000000 00000000			
00C2B8 <sub>H</sub>	MSGVAL62 [R] 00000000 00000000		MSGVAL52 [R] 00000000 00000000			
00C2BC <sub>H</sub>	MSGVAL82 [R] 00000000 00000000		MSGVAL72 [R] 00000000 00000000			
00C2C0 <sub>H</sub> - 00C2FC <sub>H</sub>	Reserved				Reserved	

## 13. Interrupt Vector Table

Interrupt	Interrupt number		Interrupt level [1]		Interrupt vector [2]		DMA Resource number
	Decimal	Hexa-decimal	Setting Register	Register address	Offset	Default Vector address	
Reset	0	00	—	—	3FC <sub>H</sub>	000FFFFC <sub>H</sub>	—
Mode vector	1	01	—	—	3F8 <sub>H</sub>	000FFFF8 <sub>H</sub>	—
System Reserved	2	02	—	—	3F4 <sub>H</sub>	000FFFF4 <sub>H</sub>	—
System Reserved	3	03	—	—	3F0 <sub>H</sub>	000FFFF0 <sub>H</sub>	—
System Reserved	4	04	—	—	3EC <sub>H</sub>	000FFFEC <sub>H</sub>	—
CPU supervisor mode (INT #5 instruction) [5]	5	05	—	—	3E8 <sub>H</sub>	000FFFE8 <sub>H</sub>	—
Memory Protection exception [5]	6	06	—	—	3E4 <sub>H</sub>	000FFFE4 <sub>H</sub>	—
System Reserved	7	07	—	—	3E0 <sub>H</sub>	000FFFE0 <sub>H</sub>	—
System Reserved	8	08	—	—	3DC <sub>H</sub>	000FFFDC <sub>H</sub>	—
System Reserved	9	09	—	—	3D8 <sub>H</sub>	000FFFD8 <sub>H</sub>	—
System Reserved	10	0A	—	—	3D4 <sub>H</sub>	000FFFD4 <sub>H</sub>	—
System Reserved	11	0B	—	—	3D0 <sub>H</sub>	000FFFD0 <sub>H</sub>	—
System Reserved	12	0C	—	—	3CC <sub>H</sub>	000FFFCC <sub>H</sub>	—
System Reserved	13	0D	—	—	3C8 <sub>H</sub>	000FFFC8 <sub>H</sub>	—
Undefined instruction exception	14	0E	—	—	3C4 <sub>H</sub>	000FFFC4 <sub>H</sub>	—
NMI request	15	0F	F <sub>H</sub> fixed		3C0 <sub>H</sub>	000FFFC0 <sub>H</sub>	—
External Interrupt 0	16	10	ICR00	440 <sub>H</sub>	3BC <sub>H</sub>	000FFFBC <sub>H</sub>	0, 16
External Interrupt 1	17	11			3B8 <sub>H</sub>	000FFF8 <sub>H</sub>	1, 17
External Interrupt 2	18	12	ICR01	441 <sub>H</sub>	3B4 <sub>H</sub>	000FFF84 <sub>H</sub>	2, 18
External Interrupt 3	19	13			3B0 <sub>H</sub>	000FFF80 <sub>H</sub>	3, 19
External Interrupt 4	20	14	ICR02	442 <sub>H</sub>	3AC <sub>H</sub>	000FFFAC <sub>H</sub>	20
External Interrupt 5	21	15			3A8 <sub>H</sub>	000FFFA8 <sub>H</sub>	21
External Interrupt 6	22	16	ICR03	443 <sub>H</sub>	3A4 <sub>H</sub>	000FFFA4 <sub>H</sub>	22
External Interrupt 7	23	17			3A0 <sub>H</sub>	000FFFA0 <sub>H</sub>	23
External Interrupt 8	24	18	ICR04	444 <sub>H</sub>	39C <sub>H</sub>	000FFF9C <sub>H</sub>	—
External Interrupt 9	25	19			398 <sub>H</sub>	000FFF98 <sub>H</sub>	—
External Interrupt 10	26	1A	ICR05	445 <sub>H</sub>	394 <sub>H</sub>	000FFF94 <sub>H</sub>	—
External Interrupt 11	27	1B			390 <sub>H</sub>	000FFF90 <sub>H</sub>	—
External Interrupt 12	28	1C	ICR06	446 <sub>H</sub>	38C <sub>H</sub>	000FFF8C <sub>H</sub>	—
External Interrupt 13	29	1D			388 <sub>H</sub>	000FFF88 <sub>H</sub>	—
External Interrupt 14	30	1E	ICR07	447 <sub>H</sub>	384 <sub>H</sub>	000FFF84 <sub>H</sub>	—
External Interrupt 15	31	1F			380 <sub>H</sub>	000FFF80 <sub>H</sub>	—

Modulation Degree (k)	Random No (N)	CMPR [hex]	Baseclk [MHz]	Fmin [MHz]	Fmax [MHz]	Remarks
2	3	046E	64	55.3	75.9	
2	5	04AC	64	49.9	89.1	
3	3	066D	64	52.5	82	
4	3	086C	64	49.9	89.1	
5	3	0A6B	64	47.6	97.6	
1	3	026F	60	54.9	66.1	
1	5	02AE	60	51.9	71	
1	7	02ED	60	49.3	76.7	
1	9	032C	60	46.9	83.3	
1	11	036B	60	44.7	91.3	
2	3	046E	60	51.9	71	
2	5	04AC	60	46.9	83.3	
3	3	066D	60	49.3	76.7	
4	3	086C	60	46.9	83.3	
5	3	0A6B	60	44.7	91.3	
1	3	026F	56	51.4	61.6	
1	5	02AE	56	48.6	66.1	
1	7	02ED	56	46.1	71.4	
1	9	032C	56	43.8	77.6	
1	11	036B	56	41.8	84.9	
1	13	03AA	56	39.9	93.8	
2	3	046E	56	48.6	66.1	
2	5	04AC	56	43.8	77.6	
2	7	04EA	56	39.9	93.8	
3	3	066D	56	46.1	71.4	
3	5	06AA	56	39.9	93.8	
4	3	086C	56	43.8	77.6	
5	3	0A6B	56	41.8	84.9	
6	3	0C6A	56	39.9	93.8	
1	3	026F	52	47.8	57	
1	5	02AE	52	45.2	61.2	
1	7	02ED	52	42.9	66.1	
1	9	032C	52	40.8	71.8	
1	11	036B	52	38.8	78.6	
1	13	03AA	52	37.1	86.8	



$$1\text{LSB}' \text{ (ideal value)} = \frac{\text{AVRH} - \text{AV}_{\text{SS}5}}{1024} \text{ [V]}$$

$$\text{Total error of digital output } N = \frac{V_{\text{NT}} - \{1 \text{ LSB}' \cdot (N - 1) + 0.5 \text{ LSB}'\}}{1 \text{ LSB}'}$$

N: A/D converter digital output value

$$V_{\text{OT}}' \text{ (ideal value)} = \text{AV}_{\text{SS}5} + 0.5 \text{ LSB}' \text{ [V]}$$


$$V_{\text{FST}}' \text{ (ideal value)} = \text{AVRH} - 1.5 \text{ LSB}' \text{ [V]}$$

V<sub>NT</sub>: Voltage at which the digital output changes from (N + 1)<sub>H</sub> to N<sub>H</sub>

### 15.7.7.5 Synchronous Write Access - No Byte Control Type

( $V_{DD35} = 4.5$  V to 5.5 V,  $V_{SS5} = AV_{SS5} = 0$  V,  $T_A = -40$  °C to +125 °C)


Parameter	Symbol	Pin name	Value		Unit
			Min	Max	
SYSCLK ↓ to WRXn delay time	$t_{CLWRL}$	SYSCLK WRXn	–	9	ns
	$t_{CLWRH}$		– 1	–	ns
Data valid to WRXn ↓ setup time	$t_{DSWRL}$	WRXn D31 to D0	– 6	–	ns
WRXn ↑ to Data valid hold time	$t_{WRHDH}$	WRXn D31 to D0	$t_{CLKT} - 10$	–	ns
SYSCLK ↓ to CSXn delay time	$t_{CLCSL}$	SYSCLK CSXn	–	9	ns
	$t_{CLCSH}$		–	8	ns



### 15.7.8.5 Synchronous Write Access - No Byte Control Type

( $V_{DD35} = 3.0$  V to  $4.5$  V,  $V_{SS5} = AV_{SS5} = 0$  V,  $T_A = -40$  °C to  $+125$  °C)


Parameter	Symbol	Pin name	Value		Unit
			Min	Max	
SYSCLK ↓ to WRXn delay time	$t_{CLWRL}$	SYSCLK WRXn	–	5	ns
	$t_{CLWRH}$		– 1	–	ns
Data valid to WRXn ↓ setup time	$t_{DSWRL}$	WRXn D31 to D0	– 11	–	ns
WRXn ↑ to Data valid hold time	$t_{WRHDH}$	WRXn D31 to D0	$t_{CLKT} - 13$	–	ns
SYSCLK ↓ to CSXn delay time	$t_{CLCSL}$	SYSCLK CSXn	–	5	ns
	$t_{CLCSH}$		–	6	ns



### 15.7.8.6 Asynchronous Write Access - Byte Control Type

( $V_{DD35} = 3.0 \text{ V}$  to  $4.5 \text{ V}$ ,  $V_{SS5} = AV_{SS5} = 0 \text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ )


Parameter	Symbol	Pin name	Value		Unit
			Min	Max	
WEX ↓ to WEX ↑ pulse width	$t_{WLWH}$	WEX	$t_{CLKT} - 4$	–	ns
Data valid to WEX ↓ setup time	$t_{DSWL}$	WEX D31 to D0	$1/2 \cdot t_{CLKT} - 12$	–	ns
WEX ↑ to Data valid hold time	$t_{WHDH}$	WEX D31 to D0	$1/2 \cdot t_{CLKT} - 11$	–	ns
WEX to WRXn delay time	$t_{WRLWL}$	WEX WRXn	–	$1/2 \cdot t_{CLKT} + 1$	ns
	$t_{WHWRH}$		$1/2 \cdot t_{CLKT} - 1$	–	ns
WEX to CSXn delay time	$t_{CLWL}$	WEX CSXn	–	$1/2 \cdot t_{CLKT} - 1$	ns
	$t_{WHCH}$		$1/2 \cdot t_{CLKT} + 1$	–	ns



### 15.7.8.7 Asynchronous Write Access - No Byte Control Type

( $V_{DD35} = 3.0\text{ V}$  to  $4.5\text{ V}$ ,  $V_{SS5} = AV_{SS5} = 0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ )


Parameter	Symbol	Pin name	Value		Unit
			Min	Max	
WRXn ↓ to WRXn ↑ pulse width	$t_{WRLWRH}$	WRXn	$t_{CLKT} - 3$	–	ns
Data valid to WRXn ↓ setup time	$t_{DSWRL}$	WRXn D31 to D0	$1/2 \cdot t_{CLKT} - 12$	–	ns
WRXn ↑ to Data valid hold time	$t_{WRHDH}$	WRXn D31 to D0	$1/2 \cdot t_{CLKT} - 11$	–	ns
WRXn to CSXn delay time	$t_{CLWRL}$	WRXn CSXn	–	$1/2 \cdot t_{CLKT} - 1$	ns
	$t_{WRHCH}$		$1/2 \cdot t_{CLKT} + 1$	–	ns




### 15.7.8.10 Clock Relationships

( $V_{DD35} = 3.0 \text{ V to } 4.5 \text{ V}$ ,  $V_{SS5} = AV_{SS5} = 0 \text{ V}$ ,  $T_A = -40^\circ\text{C} \text{ to } +125^\circ\text{C}$ )

Parameter	Symbol	Pin name	Value		Unit
			Min	Max	
SYSCLK to MCLKO	$t_{CSHMH}$	SYSCLK MCLKO	1	5	ns
	$t_{CSLML}$		0	2	ns
MCLKO ↓ to MCLKE (in sleep mode)	$t_{CLML}$	MCLKO MCLKE	–	4	ns
	$t_{CLMH}$		–3	–	ns



## 17. Package Dimension

320-pin plastic PBGA  (BGA-320P-M06)	<table border="1"> <tbody> <tr> <td>Lead pitch</td><td>1.27 mm</td></tr> <tr> <td>Package width × package length</td><td>27.00 mm × 27.00 mm</td></tr> <tr> <td>Lead shape</td><td>Ball</td></tr> <tr> <td>Sealing method</td><td>Plastic mold</td></tr> <tr> <td>Mounting height</td><td>2.46 mm Max</td></tr> <tr> <td>Weight</td><td>2.90 g</td></tr> <tr> <td></td><td></td></tr> <tr> <td></td><td></td></tr> </tbody> </table>	Lead pitch	1.27 mm	Package width × package length	27.00 mm × 27.00 mm	Lead shape	Ball	Sealing method	Plastic mold	Mounting height	2.46 mm Max	Weight	2.90 g				
Lead pitch	1.27 mm																
Package width × package length	27.00 mm × 27.00 mm																
Lead shape	Ball																
Sealing method	Plastic mold																
Mounting height	2.46 mm Max																
Weight	2.90 g																

