

Welcome to [E-XFL.COM](#)

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "Embedded - Microcontrollers"

##### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I²C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, LVD, POR, PWM, WDT
Number of I/O	22
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 12x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	24-VFQFN Exposed Pad
Supplier Device Package	24-QFN (4x4)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mkl05z32vfk4r">https://www.e-xfl.com/product-detail/nxp-semiconductors/mkl05z32vfk4r</a>

### Ordering Information

Part Number	Memory		Maximum number of I/O's
	Flash (KB)	SRAM (KB)	
MKL05Z8VFK4	8	1	22
MKL05Z16VFK4	16	2	22
MKL05Z32VFK4	32	4	22
MKL05Z8VLC4	8	1	28
MKL05Z16VLC4	16	2	28
MKL05Z32VLC4	32	4	28
MKL05Z8VFM4	8	1	28
MKL05Z16VFM4	16	2	28
MKL05Z32VFM4	32	4	28
MKL05Z16VLF4	16	2	41
MKL05Z32VLF4	32	4	41

### Related Resources

Type	Description
Selector Guide	The Freescale Solution Advisor is a web-based tool that features interactive application wizards and a dynamic product selector.
Product Brief	The Product Brief contains concise overview/summary information to enable quick evaluation of a device for design suitability.
Reference Manual	The Reference Manual contains a comprehensive description of the structure and function (operation) of a device.
Data Sheet	The Data Sheet includes electrical characteristics and signal connections.
Chip Errata	The chip mask set Errata provides additional or corrective information for a particular device mask set.
Package drawing	Package dimensions are provided in package drawings.

# Table of Contents

1 Ratings.....	4	3.6.2 CMP and 6-bit DAC electrical specifications.....	28
1.1 Thermal handling ratings.....	4	3.6.3 12-bit DAC electrical characteristics.....	30
1.2 Moisture handling ratings.....	4	3.7 Timers.....	33
1.3 ESD handling ratings.....	4	3.8 Communication interfaces.....	33
1.4 Voltage and current operating ratings.....	4	3.8.1 SPI switching specifications.....	33
2 General.....	5	3.8.2 Inter-Integrated Circuit Interface (I2C) timing....	38
2.1 AC electrical characteristics.....	5	3.8.3 UART.....	39
2.2 Nonswitching electrical specifications.....	5	3.9 Human-machine interfaces (HMI).....	39
2.2.1 Voltage and current operating requirements.....	5	3.9.1 TSI electrical specifications.....	39
2.2.2 LVD and POR operating requirements.....	6	4 Dimensions.....	40
2.2.3 Voltage and current operating behaviors.....	7	4.1 Obtaining package dimensions.....	40
2.2.4 Power mode transition operating behaviors.....	8	5 Pinout.....	40
2.2.5 Power consumption operating behaviors.....	9	5.1 KL05 signal multiplexing and pin assignments.....	40
2.2.6 EMC performance.....	15	5.2 KL05 pinouts.....	42
2.2.7 Capacitance attributes.....	16	6 Ordering parts.....	46
2.3 Switching specifications.....	16	6.1 Determining valid orderable parts.....	46
2.3.1 Device clock specifications.....	16	7 Part identification.....	46
2.3.2 General switching specifications.....	17	7.1 Description.....	46
2.4 Thermal specifications.....	17	7.2 Format.....	47
2.4.1 Thermal operating requirements.....	17	7.3 Fields.....	47
2.4.2 Thermal attributes.....	17	7.4 Example.....	47
3 Peripheral operating requirements and behaviors.....	18	8 Terminology and guidelines.....	48
3.1 Core modules.....	18	8.1 Definition: Operating requirement.....	48
3.1.1 SWD electrics.....	18	8.2 Definition: Operating behavior.....	48
3.2 System modules.....	19	8.3 Definition: Attribute.....	48
3.3 Clock modules.....	20	8.4 Definition: Rating.....	49
3.3.1 MCG specifications.....	20	8.5 Result of exceeding a rating.....	49
3.3.2 Oscillator electrical specifications.....	21	8.6 Relationship between ratings and operating	
3.4 Memories and memory interfaces.....	23	requirements.....	49
3.4.1 Flash electrical specifications.....	23	8.7 Guidelines for ratings and operating requirements.....	50
3.5 Security and integrity modules.....	25	8.8 Definition: Typical value.....	50
3.6 Analog.....	25	8.9 Typical value conditions.....	51
3.6.1 ADC electrical specifications.....	25	9 Revision history.....	52

**Table 6. V<sub>DD</sub> supply LVD and POR operating requirements (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
V <sub>LVW1H</sub>	• Level 1 falling (LVWV = 00)	2.62	2.70	2.78	V	
V <sub>LVW2H</sub>	• Level 2 falling (LVWV = 01)	2.72	2.80	2.88	V	
V <sub>LVW3H</sub>	• Level 3 falling (LVWV = 10)	2.82	2.90	2.98	V	
V <sub>LVW4H</sub>	• Level 4 falling (LVWV = 11)	2.92	3.00	3.08	V	
V <sub>HYSH</sub>	Low-voltage inhibit reset/recover hysteresis — high range	—	±60	—	mV	—
V <sub>LVDL</sub>	Falling low-voltage detect threshold — low range (LVDV=00)	1.54	1.60	1.66	V	—
	Low-voltage warning thresholds — low range					1
V <sub>LVW1L</sub>	• Level 1 falling (LVWV = 00)	1.74	1.80	1.86	V	
V <sub>LVW2L</sub>	• Level 2 falling (LVWV = 01)	1.84	1.90	1.96	V	
V <sub>LVW3L</sub>	• Level 3 falling (LVWV = 10)	1.94	2.00	2.06	V	
V <sub>LVW4L</sub>	• Level 4 falling (LVWV = 11)	2.04	2.10	2.16	V	
V <sub>HYSL</sub>	Low-voltage inhibit reset/recover hysteresis — low range	—	±40	—	mV	—
V <sub>BG</sub>	Bandgap voltage reference	0.97	1.00	1.03	V	—
t <sub>LPO</sub>	Internal low power oscillator period — factory trimmed	900	1000	1100	μs	—

1. Rising thresholds are falling threshold + hysteresis voltage

### 2.2.3 Voltage and current operating behaviors

**Table 7. Voltage and current operating behaviors**

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>OH</sub>	Output high voltage — Normal drive pad (except RESET)				1, 2
	• 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V, I <sub>OH</sub> = -5 mA	V <sub>DD</sub> - 0.5	—	V	
	• 1.71 V ≤ V <sub>DD</sub> ≤ 2.7 V, I <sub>OH</sub> = -1.5 mA	V <sub>DD</sub> - 0.5	—	V	
V <sub>OH</sub>	Output high voltage — High drive pad (except RESET_b)				1, 2
	• 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V, I <sub>OH</sub> = -18 mA	V <sub>DD</sub> - 0.5	—	V	
	• 1.71 V ≤ V <sub>DD</sub> ≤ 2.7 V, I <sub>OH</sub> = -6 mA	V <sub>DD</sub> - 0.5	—	V	
I <sub>OHT</sub>	Output high current total for all ports	—	100	mA	
V <sub>OL</sub>	Output low voltage — Normal drive pad				1
	• 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V, I <sub>OL</sub> = 5 mA	—	0.5	V	
	• 1.71 V ≤ V <sub>DD</sub> ≤ 2.7 V, I <sub>OL</sub> = 1.5 mA	—	0.5	V	

Table continues on the next page...

**Table 8. Power mode transition operating behaviors (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	
		—	93	115	μs	
	• VLLS3 → RUN	—	42	53	μs	
	• LLS → RUN	—	4	4.6	μs	
	• VLPS → RUN	—	4	4.4	μs	
	• STOP → RUN	—	4	4.4	μs	

1. Normal boot (FTFA\_FOPT[LPBOOT]=11).

## 2.2.5 Power consumption operating behaviors

The maximum values stated in the following table represent characterized results equivalent to the mean plus three times the standard deviation (mean + 3 sigma).

**Table 9. Power consumption operating behaviors**

Symbol	Description	Min.	Typ.	Max. <sup>1</sup>	Unit	Notes
I <sub>DDA</sub>	Analog supply current	—	—	See note	mA	<sup>2</sup>
I <sub>DD_RUNCO</sub>	Run mode current in compute operation - 48 MHz core / 24 MHz flash / bus clock disabled, code of while(1) loop executing from flash • at 3.0 V	—	4.0	4.3	mA	<sup>3</sup>
I <sub>DD_RUN</sub>	Run mode current - 48 MHz core / 24 MHz bus and flash, all peripheral clocks disabled, code executing from flash • at 3.0 V	—	4.9	5.3	mA	<sup>3</sup>
I <sub>DD_RUN</sub>	Run mode current - 48 MHz core / 24 MHz bus and flash, all peripheral clocks enabled, code executing from flash • at 3.0 V • at 25 °C • at 125 °C	—	5.7	5.8	mA	<sup>3, 4</sup>
I <sub>DD_WAIT</sub>	Wait mode current - core disabled / 48 MHz system / 24 MHz bus / flash disabled (flash doze enabled), all peripheral clocks disabled • at 3.0 V	—	2.7	2.9	mA	<sup>3</sup>

Table continues on the next page...

**Table 9. Power consumption operating behaviors (continued)**

Symbol	Description	Min.	Typ.	Max. <sup>1</sup>	Unit	Notes
I <sub>DD_WAIT</sub>	Wait mode current - core disabled / 24 MHz system / 24 MHz bus / flash disabled (flash doze enabled), all peripheral clocks disabled • at 3.0 V	—	2.2	2.3	mA	<sup>3</sup>
I <sub>DD_PSTOP2</sub>	Stop mode current with partial stop 2 clocking option - core and system disabled / 10.5 MHz bus / flash disabled (flash doze enabled) • at 3.0 V	—	1.5	1.7	mA	<sup>3</sup>
I <sub>DD_VLPRCO</sub>	Very-low-power run mode current in compute operation - 4 MHz core / 0.8 MHz flash / bus clock disabled, code executing from flash • at 3.0 V	—	182	253	µA	<sup>5</sup>
I <sub>DD_VLPR</sub>	Very low power run mode current - 4 MHz core / 0.8 MHz bus and flash, all peripheral clocks disabled, code executing from flash • at 3.0 V	—	213	284	µA	<sup>5</sup>
I <sub>DD_VLPR</sub>	Very low power run mode current - 4 MHz core / 0.8 MHz bus and flash, all peripheral clocks enabled, code executing from flash • at 3.0 V	—	243	313	µA	<sup>4, 5</sup>
I <sub>DD_VLPW</sub>	Very low power wait mode current - core disabled / 4 MHz system / 0.8 MHz bus / flash disabled (flash doze enabled), all peripheral clocks disabled • at 3.0 V	—	111	170	µA	<sup>5</sup>
I <sub>DD_STOP</sub>	Stop mode current • at 3.0 V • at 25 °C • at 50 °C • at 70 °C • at 85 °C • at 105 °C	— — — — — —	257 265 278 295 353	277 285 303 326 412	µA	
I <sub>DD_VLPS</sub>	Very-low-power stop mode current • at 3.0 V • at 25 °C • at 50 °C • at 70 °C • at 85 °C • at 105 °C	— — — — — —	2.25 4.08 8.10 14.18 37.07	5.76 8.27 14.52 23.78 58.58	µA	
I <sub>DD_LLS</sub>	Low-leakage stop mode current • at 3.0 V					

*Table continues on the next page...*

**Table 9. Power consumption operating behaviors (continued)**

<b>Symbol</b>	<b>Description</b>	<b>Min.</b>	<b>Typ.</b>	<b>Max.<sup>1</sup></b>	<b>Unit</b>	<b>Notes</b>
	<ul style="list-style-type: none"> <li>• at 25 °C</li> <li>• at 50 °C</li> <li>• at 70 °C</li> <li>• at 85 °C</li> <li>• at 105 °C</li> </ul>	—	1.72	2.01	µA	
$I_{DD\_VLLS3}$	Very-low-leakage stop mode 3 current <ul style="list-style-type: none"> <li>• at 3.0 V</li> <li>• at 25 °C</li> <li>• at 50 °C</li> <li>• at 70 °C</li> <li>• at 85 °C</li> <li>• at 105 °C</li> </ul>	—	1.16	1.36	µA	
$I_{DD\_VLLS1}$	Very-low-leakage stop mode 1 current <ul style="list-style-type: none"> <li>• at 3.0 V</li> <li>• at 25°C</li> <li>• at 50°C</li> <li>• at 70°C</li> <li>• at 85°C</li> <li>• at 105°C</li> </ul>	—	0.64	0.81	µA	
$I_{DD\_VLLS0}$	Very-low-leakage stop mode 0 current (SMC_STOPCTRL[PORPO] = 0) <ul style="list-style-type: none"> <li>• at 3.0 V</li> <li>• at 25 °C</li> <li>• at 50 °C</li> <li>• at 70 °C</li> <li>• at 85 °C</li> <li>• at 105 °C</li> </ul>	—	0.38	0.54	µA	
$I_{DD\_VLLS0}$	Very-low-leakage stop mode 0 current (SMC_STOPCTRL[PORPO] = 1) <ul style="list-style-type: none"> <li>• at 3.0 V</li> <li>• at 25 °C</li> <li>• at 50 °C</li> <li>• at 70 °C</li> <li>• at 85 °C</li> <li>• at 105 °C</li> </ul>	—	0.30	0.45	µA	6

1. Data based on characterization results.


## General

2. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
3. MCG configured for FEI mode.
4. Incremental current consumption from peripheral activity is not included.
5. MCG configured for BLPI mode.
6. No brownout

**Table 10. Low power mode peripheral adders — typical value**

Symbol	Description	Temperature (°C)						Unit
		-40	25	50	70	85	105	
$I_{IREFSTEN4MHz}$	4 MHz internal reference clock (IRC) adder. Measured by entering STOP or VLPS mode with 4 MHz IRC enabled.	56	56	56	56	56	56	μA
$I_{IREFSTEN32KHz}$	32 kHz internal reference clock (IRC) adder. Measured by entering STOP mode with the 32 kHz IRC enabled.	52	52	52	52	52	52	μA
$I_{EREFSTEN4MHz}$	External 4 MHz crystal clock adder. Measured by entering STOP or VLPS mode with the crystal enabled.	206	228	237	245	251	258	uA
$I_{EREFSTEN32KHz}$	External 32 kHz crystal clock adder by means of the OSC0_CR[EREFSTEN and EREFSTEN] bits. Measured by entering all modes with the crystal enabled. <ul style="list-style-type: none"><li>• VLLS1</li><li>• VLLS3</li><li>• LLS</li><li>• VLPS</li><li>• STOP</li></ul>	440 440 490 510 510	490 490 490 560 560	540 540 540 560 560	560 560 560 560 560	570 570 570 610 610	580 580 680 680 680	nA
$I_{CMP}$	CMP peripheral adder measured by placing the device in VLLS1 mode with CMP enabled using the 6-bit DAC and a single external input for compare. Includes 6-bit DAC power consumption.	22	22	22	22	22	22	μA
$I_{RTC}$	RTC peripheral adder measured by placing the device in VLLS1 mode with external 32 kHz crystal enabled by means of the RTC_CR[OSCE] bit and the RTC ALARM set for 1 minute. Includes ERCLK32K (32 kHz external crystal) power consumption.	432	357	388	475	532	810	nA
$I_{UART}$	UART peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source waiting for RX data at 115200 baud rate. Includes selected clock source power consumption. <ul style="list-style-type: none"><li>• MCGIRCLK (4 MHz internal reference clock)</li><li>• OSCERCLK (4 MHz external crystal)</li></ul>	66 214	66 237	66 246	66 254	66 260	66 268	μA

*Table continues on the next page...*

**Figure 2. Run mode supply current vs. core frequency**

**Table 15. Thermal attributes (continued)**

Board type	Symbol	Description	48 LQFP	32 LQFP	32 QFN	24 QFN	Unit	Notes
Single-layer (1S)	R <sub>θJMA</sub>	Thermal resistance, junction to ambient (200 ft./min. air speed)	70	74	81	92	°C/W	
Four-layer (2s2p)	R <sub>θJMA</sub>	Thermal resistance, junction to ambient (200 ft./min. air speed)	52	52	28	36	°C/W	
—	R <sub>θJB</sub>	Thermal resistance, junction to board	36	35	13	18	°C/W	2
—	R <sub>θJC</sub>	Thermal resistance, junction to case	27	26	2.3	3.7	°C/W	3
—	Ψ <sub>JT</sub>	Thermal characterization parameter, junction to package top outside center (natural convection)	8	8	8	10	°C/W	4

1. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*, or EIA/JEDEC Standard JESD51-6, *Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air)*.
2. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*.
3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
4. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*.

## 3 Peripheral operating requirements and behaviors

### 3.1 Core modules

#### 3.1.1 SWD electricals

**Table 16. SWD full voltage range electricals**

Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
J1	SWD_CLK frequency of operation <ul style="list-style-type: none"> <li>• Serial wire debug</li> </ul>	0	25	MHz
J2	SWD_CLK cycle period	1/J1	—	ns
J3	SWD_CLK clock pulse width			

Table continues on the next page...

## Peripheral operating requirements and behaviors

3. The ADC supply current depends on the ADC conversion clock speed, conversion rate and ADC\_CFG1[ADLPC] (low power). For lowest power operation, ADC\_CFG1[ADLPC] must be set, the ADC\_CFG2[ADHSC] bit must be clear with 1 MHz ADC conversion clock speed.
4. 1 LSB =  $(V_{REFH} - V_{REFL})/2^N$
5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
6. ADC conversion clock < 3 MHz




Figure 7. Typical ENOB vs. ADC\_CLK for 12-bit single-ended mode

### 3.6.2 CMP and 6-bit DAC electrical specifications

Table 26. Comparator and 6-bit DAC electrical specifications


Symbol	Description	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Supply voltage	1.71	—	3.6	V
I <sub>DDHS</sub>	Supply current, high-speed mode (EN = 1, PMODE = 1)	—	—	200	µA
I <sub>DDLS</sub>	Supply current, low-speed mode (EN = 1, PMODE = 0)	—	—	20	µA
V <sub>AIN</sub>	Analog input voltage	V <sub>SS</sub>	—	V <sub>DD</sub>	V
V <sub>AIO</sub>	Analog input offset voltage	—	—	20	mV
V <sub>H</sub>	Analog comparator hysteresis <sup>1</sup>	—	5	—	mV
	• CR0[HYSTCTR] = 00	—	10	—	mV
	• CR0[HYSTCTR] = 01	—	—	—	mV

Table continues on the next page...

**Table 26. Comparator and 6-bit DAC electrical specifications (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit
	• CRO[HYSTCTR] = 10 • CRO[HYSTCTR] = 11	—	20	—	mV
—	—	—	30	—	mV
$V_{CMPOh}$	Output high	$V_{DD} - 0.5$	—	—	V
$V_{CMPOl}$	Output low	—	—	0.5	V
$t_{DHS}$	Propagation delay, high-speed mode (EN = 1, PMODE = 1)	20	50	200	ns
$t_{DLS}$	Propagation delay, low-speed mode (EN = 1, PMODE = 0)	80	250	600	ns
	Analog comparator initialization delay <sup>2</sup>	—	—	40	$\mu$ s
$I_{DAC6b}$	6-bit DAC current adder (enabled)	—	7	—	$\mu$ A
INL	6-bit DAC integral non-linearity	-0.5	—	0.5	LSB <sup>3</sup>
DNL	6-bit DAC differential non-linearity	-0.3	—	0.3	LSB


1. Typical hysteresis is measured with input voltage range limited to 0.7 to  $V_{DD} - 0.7$  V.
2. Comparator initialization delay is defined as the time between software writes to change control inputs (writes to DACEN, VRSEL, PSEL, MSEL, VOSEL) and the comparator output settling to a stable level.
3. 1 LSB =  $V_{reference}/64$

**Figure 8. Typical hysteresis vs. Vin level ( $V_{DD} = 3.3$  V, PMODE = 0)**

**Table 32. SPI slave mode timing on slew rate enabled pads**

Num.	Symbol	Description	Min.	Max.	Unit	Note
1	$f_{op}$	Frequency of operation	0	$f_{periph}/4$	Hz	1
2	$t_{SPSCK}$	SPSCK period	$4 \times t_{periph}$	—	ns	2
3	$t_{Lead}$	Enable lead time	1	—	$t_{periph}$	—
4	$t_{Lag}$	Enable lag time	1	—	$t_{periph}$	—
5	$t_{wPSCK}$	Clock (SPSCK) high or low time	$t_{periph} - 30$	—	ns	—
6	$t_{SU}$	Data setup time (inputs)	2	—	ns	—
7	$t_{HI}$	Data hold time (inputs)	7	—	ns	—
8	$t_a$	Slave access time	—	$t_{periph}$	ns	3
9	$t_{dis}$	Slave MISO disable time	—	$t_{periph}$	ns	4
10	$t_v$	Data valid (after SPSCK edge)	—	122	ns	—
11	$t_{HO}$	Data hold time (outputs)	0	—	ns	—
12	$t_{RI}$	Rise time input	—	$t_{periph} - 25$	ns	—
	$t_{FI}$	Fall time input				
13	$t_{RO}$	Rise time output	—	36	ns	—
	$t_{FO}$	Fall time output				

1. For SPI0,  $f_{periph}$  is the bus clock ( $f_{BUS}$ ).
2.  $t_{periph} = 1/f_{periph}$
3. Time to data active from high-impedance state
4. Hold time to high-impedance state

**Figure 14. SPI slave mode timing (CPHA = 0)**

## 4 Dimensions

### 4.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to [freescale.com](http://freescale.com) and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
24-pin QFN	98ASA00474D
32-pin QFN	98ASA00473D
32-pin LQFP	98ASH70029A
48-pin LQFP	98ASH00962A

## 5 Pinout

### 5.1 KL05 signal multiplexing and pin assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.


48 LQFP	32 QFN	32 LQFP	24 QFN	Pin Name	Default	ALT0	ALT1	ALT2	ALT3
1	1	1	1	PTB6/ IRQ_2/ LPTMR0_ALT3	DISABLED	DISABLED	PTB6/ IRQ_2/ LPTMR0_ALT3	TPM0_CH3	TPM_CLKIN1
2	2	2	2	PTB7/ IRQ_3	DISABLED	DISABLED	PTB7/ IRQ_3	TPM0_CH2	
3	—	—	—	PTA14	DISABLED	DISABLED	PTA14		TPM_CLKIN0
4	—	—	—	PTA15	DISABLED	DISABLED	PTA15		CLKOUT
5	3	3	3	VDD	VDD	VDD			
6	4	4	3	VREFH	VREFH	VREFH			
7	5	5	4	VREFL	VREFL	VREFL			
8	6	6	4	VSS	VSS	VSS			

## Pinout

48 LQFP	32 QFN	32 LQFP	24 QFN	Pin Name	Default	ALT0	ALT1	ALT2	ALT3
33	21	21	—	PTA10/ IRQ_12	DISABLED	TSI0_IN11	PTA10/ IRQ_12		
34	22	22	—	PTA11/ IRQ_13	DISABLED	TSI0_IN10	PTA11/ IRQ_13		
35	23	23	17	PTB3/ IRQ_14	DISABLED	DISABLED	PTB3/ IRQ_14	I2C0_SCL	UART0_TX
36	24	24	18	PTB4/ IRQ_15/ LLWU_P6	DISABLED	DISABLED	PTB4/ IRQ_15/ LLWU_P6	I2C0_SDA	UART0_RX
37	25	25	19	PTB5/ IRQ_16	NMI_b	ADC0_SE1/ CMP0_IN1	PTB5/ IRQ_16	TPM1_CH1	NMI_b
38	26	26	20	PTA12/ IRQ_17/ LPTMR0_ALT2	ADC0_SE0/ CMP0_IN0	ADC0_SE0/ CMP0_IN0	PTA12/ IRQ_17/ LPTMR0_ALT2	TPM1_CH0	TPM_CLKIN0
39	27	27	—	PTA13	TSI0_IN9	TSI0_IN9	PTA13		
40	28	28	—	PTB12	TSI0_IN8	TSI0_IN8	PTB12		
41	—	—	—	PTA19	DISABLED	DISABLED	PTA19		SPI0_SS_b
42	—	—	—	PTB15	DISABLED	DISABLED	PTB15	SPI0_MOSI	SPI0_MISO
43	—	—	—	PTB16	DISABLED	DISABLED	PTB16	SPI0_MISO	SPI0_MOSI
44	—	—	—	PTB17	DISABLED	DISABLED	PTB17	TPM_CLKIN1	SPI0_SCK
45	29	29	21	PTB13	ADC0_SE13	ADC0_SE13	PTB13	TPM1_CH1	RTC_CLKOUT
46	30	30	22	PTA0/ IRQ_0/ LLWU_P7	SWD_CLK	ADC0_SE12/ CMP0_IN2	PTA0/ IRQ_0/ LLWU_P7	TPM1_CH0	SWD_CLK
47	31	31	23	PTA1/ IRQ_1/ LPTMR0_ALT1	RESET_b	DISABLED	PTA1/ IRQ_1/ LPTMR0_ALT1	TPM_CLKIN0	RESET_b
48	32	32	24	PTA2	SWD_DIO	DISABLED	PTA2	CMP0_OUT	SWD_DIO

## 5.2 KL05 pinouts

The following figures show the pinout diagrams for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see [KL05 signal multiplexing and pin assignments](#).

**Figure 17. KL05 48-pin LQFP pinout diagram**

Symbol	Description	Min.	Max.	Unit
CIN_D	Input capacitance: digital pins	—	7	pF

## 8.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:


- *Operating ratings* apply during operation of the chip.
- *Handling ratings* apply when the chip is not powered.

### 8.4.1 Example

This is an example of an operating rating:


Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	1.0 V core supply voltage	-0.3	1.2	V

## 8.5 Result of exceeding a rating



The likelihood of permanent chip failure increases rapidly as soon as a characteristic begins to exceed one of its operating ratings.

## 8.6 Relationship between ratings and operating requirements



## 8.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

## 8.8 Definition: Typical value

A *typical value* is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.


## 8.8.1 Example 1

This is an example of an operating behavior that includes a typical value:

Symbol	Description	Min.	Typ.	Max.	Unit
$I_{WP}$	Digital I/O weak pullup/pulldown current	10	70	130	$\mu\text{A}$

## 8.8.2 Example 2

This is an example of a chart that shows typical values for various voltage and temperature conditions:



## 8.9 Typical value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

## Revision history

**Table 36. Typical value conditions**

Symbol	Description	Value	Unit
T <sub>A</sub>	Ambient temperature	25	°C
V <sub>DD</sub>	3.3 V supply voltage	3.3	V

## 9 Revision history

The following table provides a revision history for this document.

**Table 37. Revision history**

Rev. No.	Date	Substantial Changes
2	9/2012	Initial public release.
3	11/2012	Completed all the TBDs.
4	3/2014	<ul style="list-style-type: none"><li>• Updated the front page and restructured the chapters</li><li>• Added a note to the I<sub>LAT</sub> in the <a href="#">ESD handling ratings</a></li><li>• Updated <a href="#">Voltage and current operating ratings</a></li><li>• Added V<sub>ODPU</sub> in the <a href="#">Voltage and current operating requirements</a></li><li>• Updated <a href="#">Voltage and current operating behaviors</a></li><li>• Updated <a href="#">Power mode transition operating behaviors</a></li><li>• Updated <a href="#">Power consumption operating behaviors</a></li><li>• Updated <a href="#">Capacitance attributes</a></li><li>• Updated footnote in the <a href="#">Device clock specifications</a></li><li>• Add t<sub>hversall</sub> in the <a href="#">Flash timing specifications — commands</a></li><li>• Updated Temp sensor slope and voltage and added a note to them in the <a href="#">12-bit ADC electrical characteristics</a></li><li>• Removed T<sub>A</sub> in the <a href="#">12-bit DAC operating requirements</a></li><li>• Added <a href="#">Inter-Integrated Circuit Interface (I2C) timing</a></li></ul>



**How to Reach Us:**

**Home Page:**  
[freescale.com](http://freescale.com)

**Web Support:**  
[freescale.com/support](http://freescale.com/support)

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages.

"Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [freescale.com/SalesTermsandConditions](http://freescale.com/SalesTermsandConditions).

Freescale, the Freescale logo, Energy Efficient Solutions logo, and Kinetis are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. ARM and Cortex-M0+ are the registered trademarks of ARM Limited.

© 2012-2014 Freescale Semiconductor, Inc.

Document Number KL05P48M48SF1  
Revision 4 03/2014

