

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | ARM® Cortex®-M0+ |
| Core Size | 32-Bit Single-Core |
| Speed | 48MHz |
| Connectivity | I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, LVD, POR, PWM, WDT |
| Number of I/O | 28 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 4K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 3.6V |
| Data Converters | A/D 14x12b; D/A 1x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 32-LQFP |
| Supplier Device Package | 32-LQFP (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/mkl05z32vlc4r |

Table of Contents

| | | | |
|--|----|--|----|
| 1 Ratings..... | 4 | 3.6.2 CMP and 6-bit DAC electrical specifications..... | 28 |
| 1.1 Thermal handling ratings..... | 4 | 3.6.3 12-bit DAC electrical characteristics..... | 30 |
| 1.2 Moisture handling ratings..... | 4 | 3.7 Timers..... | 33 |
| 1.3 ESD handling ratings..... | 4 | 3.8 Communication interfaces..... | 33 |
| 1.4 Voltage and current operating ratings..... | 4 | 3.8.1 SPI switching specifications..... | 33 |
| 2 General..... | 5 | 3.8.2 Inter-Integrated Circuit Interface (I2C) timing.... | 38 |
| 2.1 AC electrical characteristics..... | 5 | 3.8.3 UART..... | 39 |
| 2.2 Nonswitching electrical specifications..... | 5 | 3.9 Human-machine interfaces (HMI)..... | 39 |
| 2.2.1 Voltage and current operating requirements..... | 5 | 3.9.1 TSI electrical specifications..... | 39 |
| 2.2.2 LVD and POR operating requirements..... | 6 | 4 Dimensions..... | 40 |
| 2.2.3 Voltage and current operating behaviors..... | 7 | 4.1 Obtaining package dimensions..... | 40 |
| 2.2.4 Power mode transition operating behaviors..... | 8 | 5 Pinout..... | 40 |
| 2.2.5 Power consumption operating behaviors..... | 9 | 5.1 KL05 signal multiplexing and pin assignments..... | 40 |
| 2.2.6 EMC performance..... | 15 | 5.2 KL05 pinouts..... | 42 |
| 2.2.7 Capacitance attributes..... | 16 | 6 Ordering parts..... | 46 |
| 2.3 Switching specifications..... | 16 | 6.1 Determining valid orderable parts..... | 46 |
| 2.3.1 Device clock specifications..... | 16 | 7 Part identification..... | 46 |
| 2.3.2 General switching specifications..... | 17 | 7.1 Description..... | 46 |
| 2.4 Thermal specifications..... | 17 | 7.2 Format..... | 47 |
| 2.4.1 Thermal operating requirements..... | 17 | 7.3 Fields..... | 47 |
| 2.4.2 Thermal attributes..... | 17 | 7.4 Example..... | 47 |
| 3 Peripheral operating requirements and behaviors..... | 18 | 8 Terminology and guidelines..... | 48 |
| 3.1 Core modules..... | 18 | 8.1 Definition: Operating requirement..... | 48 |
| 3.1.1 SWD electrics..... | 18 | 8.2 Definition: Operating behavior..... | 48 |
| 3.2 System modules..... | 19 | 8.3 Definition: Attribute..... | 48 |
| 3.3 Clock modules..... | 20 | 8.4 Definition: Rating..... | 49 |
| 3.3.1 MCG specifications..... | 20 | 8.5 Result of exceeding a rating..... | 49 |
| 3.3.2 Oscillator electrical specifications..... | 21 | 8.6 Relationship between ratings and operating | |
| 3.4 Memories and memory interfaces..... | 23 | requirements..... | 49 |
| 3.4.1 Flash electrical specifications..... | 23 | 8.7 Guidelines for ratings and operating requirements..... | 50 |
| 3.5 Security and integrity modules..... | 25 | 8.8 Definition: Typical value..... | 50 |
| 3.6 Analog..... | 25 | 8.9 Typical value conditions..... | 51 |
| 3.6.1 ADC electrical specifications..... | 25 | 9 Revision history..... | 52 |

1 Ratings

1.1 Thermal handling ratings

Table 1. Thermal handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
|-----------|-------------------------------|------|------|------|-------------------|
| T_{STG} | Storage temperature | -55 | 150 | °C | 1 |
| T_{SDR} | Solder temperature, lead-free | — | 260 | °C | 2 |

1. Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life*.
2. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

1.2 Moisture handling ratings

Table 2. Moisture handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
|--------|----------------------------|------|------|------|-------------------|
| MSL | Moisture sensitivity level | — | 3 | — | 1 |

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

1.3 ESD handling ratings

Table 3. ESD handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
|-----------|---|-------|-------|------|-------------------|
| V_{HBM} | Electrostatic discharge voltage, human body model | -2000 | +2000 | V | 1 |
| V_{CDM} | Electrostatic discharge voltage, charged-device model | -500 | +500 | V | 2 |
| I_{LAT} | Latch-up current at ambient temperature of 105 °C | -100 | +100 | mA | 3 |

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
2. Determined according to JEDEC Standard JESD22-C101, *Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components*.
3. Determined according to JEDEC Standard JESD78, *IC Latch-Up Test*.

1.4 Voltage and current operating ratings

Table 4. Voltage and current operating ratings

| Symbol | Description | Min. | Max. | Unit |
|-----------|---|----------------|----------------|------|
| V_{DD} | Digital supply voltage | -0.3 | 3.8 | V |
| I_{DD} | Digital supply current | — | 120 | mA |
| V_{IO} | IO pin input voltage | -0.3 | $V_{DD} + 0.3$ | V |
| I_D | Instantaneous maximum current single pin limit (applies to all port pins) | -25 | 25 | mA |
| V_{DDA} | Analog supply voltage | $V_{DD} - 0.3$ | $V_{DD} + 0.3$ | V |

2 General

2.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.




Figure 1. Input signal measurement reference

All digital I/O switching characteristics, unless otherwise specified, assume the output pins have the following characteristics.

- $C_L=30\text{ pF}$ loads
- Slew rate disabled
- Normal drive strength

2.2 Nonswitching electrical specifications

Table 6. V_{DD} supply LVD and POR operating requirements (continued)

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|--------------------|--|------|------|------|------|-------|
| V _{LVW1H} | • Level 1 falling (LVWV = 00) | 2.62 | 2.70 | 2.78 | V | |
| V _{LVW2H} | • Level 2 falling (LVWV = 01) | 2.72 | 2.80 | 2.88 | V | |
| V _{LVW3H} | • Level 3 falling (LVWV = 10) | 2.82 | 2.90 | 2.98 | V | |
| V _{LVW4H} | • Level 4 falling (LVWV = 11) | 2.92 | 3.00 | 3.08 | V | |
| V _{HYSH} | Low-voltage inhibit reset/recover hysteresis — high range | — | ±60 | — | mV | — |
| V _{LVDL} | Falling low-voltage detect threshold — low range (LVDV=00) | 1.54 | 1.60 | 1.66 | V | — |
| | Low-voltage warning thresholds — low range | | | | | 1 |
| V _{LVW1L} | • Level 1 falling (LVWV = 00) | 1.74 | 1.80 | 1.86 | V | |
| V _{LVW2L} | • Level 2 falling (LVWV = 01) | 1.84 | 1.90 | 1.96 | V | |
| V _{LVW3L} | • Level 3 falling (LVWV = 10) | 1.94 | 2.00 | 2.06 | V | |
| V _{LVW4L} | • Level 4 falling (LVWV = 11) | 2.04 | 2.10 | 2.16 | V | |
| V _{HYSL} | Low-voltage inhibit reset/recover hysteresis — low range | — | ±40 | — | mV | — |
| V _{BG} | Bandgap voltage reference | 0.97 | 1.00 | 1.03 | V | — |
| t _{LPO} | Internal low power oscillator period — factory trimmed | 900 | 1000 | 1100 | μs | — |

1. Rising thresholds are falling threshold + hysteresis voltage

2.2.3 Voltage and current operating behaviors

Table 7. Voltage and current operating behaviors

| Symbol | Description | Min. | Max. | Unit | Notes |
|------------------|---|-----------------------|------|------|-------|
| V _{OH} | Output high voltage — Normal drive pad (except RESET) | | | | 1, 2 |
| | • 2.7 V ≤ V _{DD} ≤ 3.6 V, I _{OH} = -5 mA | V _{DD} - 0.5 | — | V | |
| | • 1.71 V ≤ V _{DD} ≤ 2.7 V, I _{OH} = -1.5 mA | V _{DD} - 0.5 | — | V | |
| V _{OH} | Output high voltage — High drive pad (except RESET_b) | | | | 1, 2 |
| | • 2.7 V ≤ V _{DD} ≤ 3.6 V, I _{OH} = -18 mA | V _{DD} - 0.5 | — | V | |
| | • 1.71 V ≤ V _{DD} ≤ 2.7 V, I _{OH} = -6 mA | V _{DD} - 0.5 | — | V | |
| I _{OHT} | Output high current total for all ports | — | 100 | mA | |
| V _{OL} | Output low voltage — Normal drive pad | | | | 1 |
| | • 2.7 V ≤ V _{DD} ≤ 3.6 V, I _{OL} = 5 mA | — | 0.5 | V | |
| | • 1.71 V ≤ V _{DD} ≤ 2.7 V, I _{OL} = 1.5 mA | — | 0.5 | V | |

Table continues on the next page...

Table 7. Voltage and current operating behaviors (continued)

| Symbol | Description | Min. | Max. | Unit | Notes |
|-----------|---|------|-------|------------------|----------|
| V_{OL} | Output low voltage — High drive pad • $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$, $I_{OL} = 18 \text{ mA}$ • $1.71 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}$, $I_{OL} = 6 \text{ mA}$ | — | 0.5 | V | 1 |
| I_{OLT} | Output low current total for all ports | — | 100 | mA | |
| I_{IN} | Input leakage current (per pin) for full temperature range | — | 1 | μA | 3 |
| I_{IN} | Input leakage current (per pin) at 25°C | — | 0.025 | μA | 3 |
| I_{IN} | Input leakage current (total all pins) for full temperature range | — | 41 | μA | 3 |
| I_{OZ} | Hi-Z (off-state) leakage current (per pin) | — | 1 | μA | |
| R_{PU} | Internal pullup resistors | 20 | 50 | $\text{k}\Omega$ | 4 |

- PTA12, PTA13, PTB0 and PTB1 I/O have both high drive and normal drive capability selected by the associated PTx_PCRn[DSE] control bit. All other GPIOs are normal drive only.
- The reset pin only contains an active pull down device when configured as the RESET signal or as a GPIO. When configured as a GPIO output, it acts as a pseudo open drain output.
- Measured at $V_{DD} = 3.6 \text{ V}$
- Measured at V_{DD} supply voltage = V_{DD} min and $V_{in} = V_{SS}$

2.2.4 Power mode transition operating behaviors

All specifications except t_{POR} and $\text{VLLSx} \rightarrow \text{RUN}$ recovery times in the following table assume this clock configuration:

- CPU and system clocks = 48 MHz
- Bus and flash clock = 24 MHz
- FEI clock mode

POR and $\text{VLLSx} \rightarrow \text{RUN}$ recovery use FEI clock mode at the default CPU and system frequency of 21 MHz, and a bus and flash clock frequency of 10.5 MHz.

Table 8. Power mode transition operating behaviors

| Symbol | Description | Min. | Typ. | Max. | Unit | |
|-----------|---|------|------|------|---------------|----------|
| t_{POR} | After a POR event, amount of time from the point V_{DD} reaches 1.8 V to execution of the first instruction across the operating temperature range of the chip. | — | — | 300 | μs | 1 |
| | • $\text{VLLS0} \rightarrow \text{RUN}$ | — | 95 | 115 | μs | |
| | • $\text{VLLS1} \rightarrow \text{RUN}$ | | | | | |

Table continues on the next page...

Table 9. Power consumption operating behaviors (continued)

| Symbol | Description | Min. | Typ. | Max. ¹ | Unit | Notes |
|------------------------|---|----------------------------|--|---|------|-----------------|
| I _{DD_WAIT} | Wait mode current - core disabled / 24 MHz system / 24 MHz bus / flash disabled (flash doze enabled), all peripheral clocks disabled • at 3.0 V | — | 2.2 | 2.3 | mA | ³ |
| I _{DD_PSTOP2} | Stop mode current with partial stop 2 clocking option - core and system disabled / 10.5 MHz bus / flash disabled (flash doze enabled) • at 3.0 V | — | 1.5 | 1.7 | mA | ³ |
| I _{DD_VLPRCO} | Very-low-power run mode current in compute operation - 4 MHz core / 0.8 MHz flash / bus clock disabled, code executing from flash • at 3.0 V | — | 182 | 253 | µA | ⁵ |
| I _{DD_VLPR} | Very low power run mode current - 4 MHz core / 0.8 MHz bus and flash, all peripheral clocks disabled, code executing from flash • at 3.0 V | — | 213 | 284 | µA | ⁵ |
| I _{DD_VLPR} | Very low power run mode current - 4 MHz core / 0.8 MHz bus and flash, all peripheral clocks enabled, code executing from flash • at 3.0 V | — | 243 | 313 | µA | ^{4, 5} |
| I _{DD_VLPW} | Very low power wait mode current - core disabled / 4 MHz system / 0.8 MHz bus / flash disabled (flash doze enabled), all peripheral clocks disabled • at 3.0 V | — | 111 | 170 | µA | ⁵ |
| I _{DD_STOP} | Stop mode current • at 3.0 V • at 25 °C • at 50 °C • at 70 °C • at 85 °C • at 105 °C | — — — — — — | 257 265 278 295 353 | 277 285 303 326 412 | µA | |
| I _{DD_VLPS} | Very-low-power stop mode current • at 3.0 V • at 25 °C • at 50 °C • at 70 °C • at 85 °C • at 105 °C | — — — — — — | 2.25 4.08 8.10 14.18 37.07 | 5.76 8.27 14.52 23.78 58.58 | µA | |
| I _{DD_LLS} | Low-leakage stop mode current • at 3.0 V | | | | | |

Table continues on the next page...

Table 9. Power consumption operating behaviors (continued)

| Symbol | Description | Min. | Typ. | Max.¹ | Unit | Notes |
|-----------------|--|-------------|-------------|-------------------------|-------------|--------------|
| | <ul style="list-style-type: none"> • at 25 °C • at 50 °C • at 70 °C • at 85 °C • at 105 °C | — | 1.72 | 2.01 | µA | |
| I_{DD_VLLS3} | Very-low-leakage stop mode 3 current <ul style="list-style-type: none"> • at 3.0 V • at 25 °C • at 50 °C • at 70 °C • at 85 °C • at 105 °C | — | 1.16 | 1.36 | µA | |
| I_{DD_VLLS1} | Very-low-leakage stop mode 1 current <ul style="list-style-type: none"> • at 3.0 V • at 25°C • at 50°C • at 70°C • at 85°C • at 105°C | — | 0.64 | 0.81 | µA | |
| I_{DD_VLLS0} | Very-low-leakage stop mode 0 current (SMC_STOPCTRL[PORPO] = 0) <ul style="list-style-type: none"> • at 3.0 V • at 25 °C • at 50 °C • at 70 °C • at 85 °C • at 105 °C | — | 0.38 | 0.54 | µA | |
| I_{DD_VLLS0} | Very-low-leakage stop mode 0 current (SMC_STOPCTRL[PORPO] = 1) <ul style="list-style-type: none"> • at 3.0 V • at 25 °C • at 50 °C • at 70 °C • at 85 °C • at 105 °C | — | 0.30 | 0.45 | µA | 6 |

1. Data based on characterization results.

Table 15. Thermal attributes (continued)

| Board type | Symbol | Description | 48 LQFP | 32 LQFP | 32 QFN | 24 QFN | Unit | Notes |
|-------------------|-------------------|---|---------|---------|--------|--------|------|-------|
| Single-layer (1S) | R _{θJMA} | Thermal resistance, junction to ambient (200 ft./min. air speed) | 70 | 74 | 81 | 92 | °C/W | |
| Four-layer (2s2p) | R _{θJMA} | Thermal resistance, junction to ambient (200 ft./min. air speed) | 52 | 52 | 28 | 36 | °C/W | |
| — | R _{θJB} | Thermal resistance, junction to board | 36 | 35 | 13 | 18 | °C/W | 2 |
| — | R _{θJC} | Thermal resistance, junction to case | 27 | 26 | 2.3 | 3.7 | °C/W | 3 |
| — | Ψ _{JT} | Thermal characterization parameter, junction to package top outside center (natural convection) | 8 | 8 | 8 | 10 | °C/W | 4 |

1. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*, or EIA/JEDEC Standard JESD51-6, *Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air)*.
2. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*.
3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
4. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*.

3 Peripheral operating requirements and behaviors

3.1 Core modules

3.1.1 SWD electricals

Table 16. SWD full voltage range electricals

| Symbol | Description | Min. | Max. | Unit |
|--------|--|------|------|------|
| | Operating voltage | 1.71 | 3.6 | V |
| J1 | SWD_CLK frequency of operation <ul style="list-style-type: none"> • Serial wire debug | 0 | 25 | MHz |
| J2 | SWD_CLK cycle period | 1/J1 | — | ns |
| J3 | SWD_CLK clock pulse width | | | |

Table continues on the next page...

Table 23. NVM reliability specifications (continued)

| Symbol | Description | Min. | Typ. ¹ | Max. | Unit | Notes |
|-----------------|--|------|-------------------|------|--------|-------------------|
| $t_{nvmret10k}$ | Data retention after up to 10 K cycles | 5 | 50 | — | years | |
| $t_{nvmret1k}$ | Data retention after up to 1 K cycles | 20 | 100 | — | years | |
| $n_{nvmcycp}$ | Cycling endurance | 10 K | 50 K | — | cycles | 2 |

1. Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25 °C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.
2. Cycling endurance represents number of program/erase cycles at -40 °C ≤ T_j ≤ 125 °C.

3.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

3.6 Analog

3.6.1 ADC electrical specifications

All ADC channels meet the 12-bit single-ended accuracy specifications.

3.6.1.1 12-bit ADC operating conditions

Table 24. 12-bit ADC operating conditions

| Symbol | Description | Conditions | Min. | Typ. ¹ | Max. | Unit | Notes |
|------------------|----------------------------|--|------------|-------------------|------------|------|-------------------|
| V_{DDA} | Supply voltage | Absolute | 1.71 | — | 3.6 | V | |
| ΔV_{DDA} | Supply voltage | Delta to V_{DD} ($V_{DD} - V_{DDA}$) | -100 | 0 | +100 | mV | 2 |
| ΔV_{SSA} | Ground voltage | Delta to V_{SS} ($V_{SS} - V_{SSA}$) | -100 | 0 | +100 | mV | 2 |
| V_{REFH} | ADC reference voltage high | | 1.13 | V_{DDA} | V_{DDA} | V | 3 |
| V_{REFL} | ADC reference voltage low | | V_{SSA} | V_{SSA} | V_{SSA} | V | 3 |
| V_{ADIN} | Input voltage | | V_{REFL} | — | V_{REFH} | V | |
| C_{ADIN} | Input capacitance | • 8-bit / 10-bit / 12-bit modes | — | 4 | 5 | pF | |
| R_{ADIN} | Input series resistance | | — | 2 | 5 | kΩ | |

Table continues on the next page...

3.6.1.2 12-bit ADC electrical characteristics

Table 25. 12-bit ADC characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$)


| Symbol | Description | Conditions ¹ | Min. | Typ. ² | Max. | Unit | Notes |
|----------------|-------------------------------|--|--------------------------|--------------------------|------------------------------|--------------------------|--|
| I_{DDA_ADC} | Supply current | | 0.215 | — | 1.7 | mA | ³ |
| f_{ADACK} | ADC asynchronous clock source | <ul style="list-style-type: none"> ADLPC = 1, ADHSC = 0 ADLPC = 1, ADHSC = 1 ADLPC = 0, ADHSC = 0 ADLPC = 0, ADHSC = 1 | 1.2 2.4 3.0 4.4 | 2.4 4.0 5.2 6.2 | 3.9 6.1 7.3 9.5 | MHz MHz MHz MHz | $t_{ADACK} = 1/f_{ADACK}$ |
| | Sample Time | See Reference Manual chapter for sample times | | | | | |
| TUE | Total unadjusted error | <ul style="list-style-type: none"> 12-bit modes <12-bit modes | — — | ± 4 ± 1.4 | ± 6.8 ± 2.1 | LSB ⁴ | ⁵ |
| DNL | Differential non-linearity | <ul style="list-style-type: none"> 12-bit modes <12-bit modes | — — | ± 0.7 ± 0.2 | -1.1 to +1.9 -0.3 to 0.5 | LSB ⁴ | ⁵ |
| INL | Integral non-linearity | <ul style="list-style-type: none"> 12-bit modes <12-bit modes | — — | ± 1.0 ± 0.5 | -2.7 to +1.9 -0.7 to +0.5 | LSB ⁴ | ⁵ |
| E_{FS} | Full-scale error | <ul style="list-style-type: none"> 12-bit modes <12-bit modes | — — | -4 -1.4 | -5.4 -1.8 | LSB ⁴ | $V_{ADIN} = V_{DDA}$ ⁵ |
| E_Q | Quantization error | <ul style="list-style-type: none"> 12-bit modes | — | — | ± 0.5 | LSB ⁴ | |
| E_{IL} | Input leakage error | | $I_{In} \times R_{AS}$ | | | mV | I_{In} = leakage current (refer to the MCU's voltage and current operating ratings) |
| | Temp sensor slope | Across the full temperature range of the device | 1.55 | 1.62 | 1.69 | mV/°C | ⁶ |
| V_{TEMP25} | Temp sensor voltage | 25 °C | 706 | 716 | 726 | mV | ⁶ |

- All accuracy numbers assume the ADC is calibrated with $V_{REFH} = V_{DDA}$
- Typical values assume $V_{DDA} = 3.0$ V, Temp = 25 °C, $f_{ADCK} = 2.0$ MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

Table 26. Comparator and 6-bit DAC electrical specifications (continued)

| Symbol | Description | Min. | Typ. | Max. | Unit |
|-------------|--|----------------|------|------|------------------|
| | • CRO[HYSTCTR] = 10 • CRO[HYSTCTR] = 11 | — | 20 | — | mV |
| — | — | — | 30 | — | mV |
| V_{CMPOh} | Output high | $V_{DD} - 0.5$ | — | — | V |
| V_{CMPOl} | Output low | — | — | 0.5 | V |
| t_{DHS} | Propagation delay, high-speed mode (EN = 1, PMODE = 1) | 20 | 50 | 200 | ns |
| t_{DLS} | Propagation delay, low-speed mode (EN = 1, PMODE = 0) | 80 | 250 | 600 | ns |
| | Analog comparator initialization delay ² | — | — | 40 | μ s |
| I_{DAC6b} | 6-bit DAC current adder (enabled) | — | 7 | — | μ A |
| INL | 6-bit DAC integral non-linearity | -0.5 | — | 0.5 | LSB ³ |
| DNL | 6-bit DAC differential non-linearity | -0.3 | — | 0.3 | LSB |

1. Typical hysteresis is measured with input voltage range limited to 0.7 to $V_{DD} - 0.7$ V.
2. Comparator initialization delay is defined as the time between software writes to change control inputs (writes to DACEN, VRSEL, PSEL, MSEL, VOSEL) and the comparator output settling to a stable level.
3. 1 LSB = $V_{reference}/64$

**Figure 8. Typical hysteresis vs. Vin level ($V_{DD} = 3.3$ V, PMODE = 0)**

Peripheral operating requirements and behaviors




Figure 10. Typical INL error vs. digital code





Figure 11. Offset at half scale vs. temperature

3.7 Timers

See [General switching specifications](#).

3.8 Communication interfaces



1. If configured as output

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 13. SPI master mode timing (CPHA = 1)

Table 31. SPI slave mode timing on slew rate disabled pads

| Num. | Symbol | Description | Min. | Max. | Unit | Note |
|------|--------------|--------------------------------|-----------------------|-------------------|--------------|-------------------|
| 1 | f_{op} | Frequency of operation | 0 | $f_{periph}/4$ | Hz | 1 |
| 2 | t_{SPSCK} | SPSCK period | $4 \times t_{periph}$ | — | ns | 2 |
| 3 | t_{Lead} | Enable lead time | 1 | — | t_{periph} | — |
| 4 | t_{Lag} | Enable lag time | 1 | — | t_{periph} | — |
| 5 | t_{WSPSCK} | Clock (SPSCK) high or low time | $t_{periph} - 30$ | — | ns | — |
| 6 | t_{SU} | Data setup time (inputs) | 2 | — | ns | — |
| 7 | t_{HI} | Data hold time (inputs) | 7 | — | ns | — |
| 8 | t_a | Slave access time | — | t_{periph} | ns | 3 |
| 9 | t_{dis} | Slave MISO disable time | — | t_{periph} | ns | 4 |
| 10 | t_v | Data valid (after SPSCK edge) | — | 22 | ns | — |
| 11 | t_{HO} | Data hold time (outputs) | 0 | — | ns | — |
| 12 | t_{RI} | Rise time input | — | $t_{periph} - 25$ | ns | — |
| | t_{FI} | Fall time input | — | — | — | — |
| 13 | t_{RO} | Rise time output | — | 25 | ns | — |
| | t_{FO} | Fall time output | — | — | — | — |

1. For SPI0, f_{periph} is the bus clock (f_{BUS}).

2. $t_{periph} = 1/f_{periph}$

3. Time to data active from high-impedance state

4. Hold time to high-impedance state

| 48 LQFP | 32 QFN | 32 LQFP | 24 QFN | Pin Name | Default | ALT0 | ALT1 | ALT2 | ALT3 |
|------------|-----------|------------|-----------|---------------------------------|---|---|---------------------------------|-----------|-----------|
| 9 | 7 | 7 | 5 | PTA3 | EXTAL0 | EXTAL0 | PTA3 | I2C0_SCL | I2C0_SDA |
| 10 | 8 | 8 | 6 | PTA4/ LLWU_P0 | XTAL0 | XTAL0 | PTA4/ LLWU_P0 | I2C0_SDA | I2C0_SCL |
| 11 | — | — | — | VSS | VSS | VSS | | | |
| 12 | — | — | — | PTB18 | DISABLED | DISABLED | PTB18 | | |
| 13 | — | — | — | PTB19 | DISABLED | DISABLED | PTB19 | | |
| 14 | 9 | 9 | 7 | PTA5/ LLWU_P1/ RTC_CLK_IN | DISABLED | DISABLED | PTA5/ LLWU_P1/ RTC_CLK_IN | TPM0_CH5 | SPI0_SS_b |
| 15 | 10 | 10 | 8 | PTA6/ LLWU_P2 | DISABLED | DISABLED | PTA6/ LLWU_P2 | TPM0_CH4 | SPI0_MISO |
| 16 | 11 | 11 | — | PTB8 | ADC0_SE11 | ADC0_SE11 | PTB8 | TPM0_CH3 | |
| 17 | 12 | 12 | — | PTB9 | ADC0_SE10 | ADC0_SE10 | PTB9 | TPM0_CH2 | |
| 18 | — | — | — | PTA16/ IRQ_4 | DISABLED | DISABLED | PTA16/ IRQ_4 | | |
| 19 | — | — | — | PTA17/ IRQ_5 | DISABLED | DISABLED | PTA17/ IRQ_5 | | |
| 20 | — | — | — | PTA18/ IRQ_6 | DISABLED | DISABLED | PTA18/ IRQ_6 | | |
| 21 | 13 | 13 | 9 | PTB10 | ADC0_SE9/ TSI0_IN7 | ADC0_SE9/ TSI0_IN7 | PTB10 | TPM0_CH1 | |
| 22 | 14 | 14 | 10 | PTB11 | ADC0_SE8/ TSI0_IN6 | ADC0_SE8/ TSI0_IN6 | PTB11 | TPM0_CH0 | |
| 23 | 15 | 15 | 11 | PTA7/ IRQ_7/ LLWU_P3 | ADC0_SE7/ TSI0_IN5 | ADC0_SE7/ TSI0_IN5 | PTA7/ IRQ_7/ LLWU_P3 | SPI0_MISO | SPI0_MOSI |
| 24 | 16 | 16 | 12 | PTB0/ IRQ_8/ LLWU_P4 | ADC0_SE6/ TSI0_IN4 | ADC0_SE6/ TSI0_IN4 | PTB0/ IRQ_8/ LLWU_P4 | EXTRG_IN | SPI0_SCK |
| 25 | 17 | 17 | 13 | PTB1/ IRQ_9 | ADC0_SE5/ TSI0_IN3/ DAC0_OUT/ CMP0_IN3 | ADC0_SE5/ TSI0_IN3/ DAC0_OUT/ CMP0_IN3 | PTB1/ IRQ_9 | UART0_TX | UART0_RX |
| 26 | 18 | 18 | 14 | PTB2/ IRQ_10/ LLWU_P5 | ADC0_SE4/ TSI0_IN2 | ADC0_SE4/ TSI0_IN2 | PTB2/ IRQ_10/ LLWU_P5 | UART0_RX | UART0_TX |
| 27 | 19 | 19 | 15 | PTA8 | ADC0_SE3/ TSI0_IN1 | ADC0_SE3/ TSI0_IN1 | PTA8 | | |
| 28 | 20 | 20 | 16 | PTA9 | ADC0_SE2/ TSI0_IN0 | ADC0_SE2/ TSI0_IN0 | PTA9 | | |
| 29 | — | — | — | PTB20 | DISABLED | DISABLED | PTB20 | | |
| 30 | — | — | — | VSS | VSS | VSS | | | |
| 31 | — | — | — | VDD | VDD | VDD | | | |
| 32 | — | — | — | PTB14/ IRQ_11 | DISABLED | DISABLED | PTB14/ IRQ_11 | EXTRG_IN | |

Pinout

| 48 LQFP | 32 QFN | 32 LQFP | 24 QFN | Pin Name | Default | ALT0 | ALT1 | ALT2 | ALT3 |
|------------|-----------|------------|-----------|----------------------------------|-----------------------|------------------------|----------------------------------|------------|------------|
| 33 | 21 | 21 | — | PTA10/ IRQ_12 | DISABLED | TSI0_IN11 | PTA10/ IRQ_12 | | |
| 34 | 22 | 22 | — | PTA11/ IRQ_13 | DISABLED | TSI0_IN10 | PTA11/ IRQ_13 | | |
| 35 | 23 | 23 | 17 | PTB3/ IRQ_14 | DISABLED | DISABLED | PTB3/ IRQ_14 | I2C0_SCL | UART0_TX |
| 36 | 24 | 24 | 18 | PTB4/ IRQ_15/ LLWU_P6 | DISABLED | DISABLED | PTB4/ IRQ_15/ LLWU_P6 | I2C0_SDA | UART0_RX |
| 37 | 25 | 25 | 19 | PTB5/ IRQ_16 | NMI_b | ADC0_SE1/ CMP0_IN1 | PTB5/ IRQ_16 | TPM1_CH1 | NMI_b |
| 38 | 26 | 26 | 20 | PTA12/ IRQ_17/ LPTMR0_ALT2 | ADC0_SE0/ CMP0_IN0 | ADC0_SE0/ CMP0_IN0 | PTA12/ IRQ_17/ LPTMR0_ALT2 | TPM1_CH0 | TPM_CLKIN0 |
| 39 | 27 | 27 | — | PTA13 | TSI0_IN9 | TSI0_IN9 | PTA13 | | |
| 40 | 28 | 28 | — | PTB12 | TSI0_IN8 | TSI0_IN8 | PTB12 | | |
| 41 | — | — | — | PTA19 | DISABLED | DISABLED | PTA19 | | SPI0_SS_b |
| 42 | — | — | — | PTB15 | DISABLED | DISABLED | PTB15 | SPI0_MOSI | SPI0_MISO |
| 43 | — | — | — | PTB16 | DISABLED | DISABLED | PTB16 | SPI0_MISO | SPI0_MOSI |
| 44 | — | — | — | PTB17 | DISABLED | DISABLED | PTB17 | TPM_CLKIN1 | SPI0_SCK |
| 45 | 29 | 29 | 21 | PTB13 | ADC0_SE13 | ADC0_SE13 | PTB13 | TPM1_CH1 | RTC_CLKOUT |
| 46 | 30 | 30 | 22 | PTA0/ IRQ_0/ LLWU_P7 | SWD_CLK | ADC0_SE12/ CMP0_IN2 | PTA0/ IRQ_0/ LLWU_P7 | TPM1_CH0 | SWD_CLK |
| 47 | 31 | 31 | 23 | PTA1/ IRQ_1/ LPTMR0_ALT1 | RESET_b | DISABLED | PTA1/ IRQ_1/ LPTMR0_ALT1 | TPM_CLKIN0 | RESET_b |
| 48 | 32 | 32 | 24 | PTA2 | SWD_DIO | DISABLED | PTA2 | CMP0_OUT | SWD_DIO |

5.2 KL05 pinouts

The following figures show the pinout diagrams for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see [KL05 signal multiplexing and pin assignments](#).

Pinout




Figure 18. KL05 32-pin LQFP pinout diagram

7.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

7.2 Format

Part numbers for this device have the following format:

Q KL## A FFF R T PP CC N

7.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Table 35. Part number fields descriptions

| Field | Description | Values |
|-------|-----------------------------|--|
| Q | Qualification status | <ul style="list-style-type: none"> • M = Fully qualified, general market flow • P = Prequalification |
| KL## | Kinetis family | • KL05 |
| A | Key attribute | • Z = Cortex-M0+ |
| FFF | Program flash memory size | <ul style="list-style-type: none"> • 8 = 8 KB • 16 = 16 KB • 32 = 32 KB |
| R | Silicon revision | <ul style="list-style-type: none"> • (Blank) = Main • A = Revision after main |
| T | Temperature range (°C) | • V = -40 to 105 |
| PP | Package identifier | <ul style="list-style-type: none"> • FK = 24 QFN (4 mm x 4 mm) • LC = 32 LQFP (7 mm x 7 mm) • FM = 32 QFN (5 mm x 5 mm) • LF = 48 LQFP (7 mm x 7 mm) |
| CC | Maximum CPU frequency (MHz) | • 4 = 48 MHz |
| N | Packaging type | <ul style="list-style-type: none"> • R = Tape and reel • (Blank) = Trays |

7.4 Example

This is an example part number:

| Symbol | Description | Min. | Max. | Unit |
|--------|------------------------------------|------|------|------|
| CIN_D | Input capacitance: digital pins | — | 7 | pF |

8.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:


- *Operating ratings* apply during operation of the chip.
- *Handling ratings* apply when the chip is not powered.

8.4.1 Example

This is an example of an operating rating:

| Symbol | Description | Min. | Max. | Unit |
|-----------------|---------------------------|------|------|------|
| V _{DD} | 1.0 V core supply voltage | -0.3 | 1.2 | V |

8.5 Result of exceeding a rating



The likelihood of permanent chip failure increases rapidly as soon as a characteristic begins to exceed one of its operating ratings.

Revision history

Table 36. Typical value conditions

| Symbol | Description | Value | Unit |
|-----------------|----------------------|-------|------|
| T _A | Ambient temperature | 25 | °C |
| V _{DD} | 3.3 V supply voltage | 3.3 | V |

9 Revision history

The following table provides a revision history for this document.

Table 37. Revision history

| Rev. No. | Date | Substantial Changes |
|----------|---------|--|
| 2 | 9/2012 | Initial public release. |
| 3 | 11/2012 | Completed all the TBDs. |
| 4 | 3/2014 | <ul style="list-style-type: none">• Updated the front page and restructured the chapters• Added a note to the I_{LAT} in the ESD handling ratings• Updated Voltage and current operating ratings• Added V_{ODPU} in the Voltage and current operating requirements• Updated Voltage and current operating behaviors• Updated Power mode transition operating behaviors• Updated Power consumption operating behaviors• Updated Capacitance attributes• Updated footnote in the Device clock specifications• Add t_{hversall} in the Flash timing specifications — commands• Updated Temp sensor slope and voltage and added a note to them in the 12-bit ADC electrical characteristics• Removed T_A in the 12-bit DAC operating requirements• Added Inter-Integrated Circuit Interface (I2C) timing |