



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                           |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                    |
| Core Processor             | ARM® Cortex®-M0+                                                                                                                                          |
| Core Size                  | 32-Bit Single-Core                                                                                                                                        |
| Speed                      | 48MHz                                                                                                                                                     |
| Connectivity               | I <sup>2</sup> C, SPI, UART/USART                                                                                                                         |
| Peripherals                | Brown-out Detect/Reset, DMA, LVD, POR, PWM, WDT                                                                                                           |
| Number of I/O              | 41                                                                                                                                                        |
| Program Memory Size        | 32KB (32K x 8)                                                                                                                                            |
| Program Memory Type        | FLASH                                                                                                                                                     |
| EEPROM Size                | -                                                                                                                                                         |
| RAM Size                   | 4K x 8                                                                                                                                                    |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 3.6V                                                                                                                                              |
| Data Converters            | A/D 14x12b; D/A 1x12b                                                                                                                                     |
| Oscillator Type            | Internal                                                                                                                                                  |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                                        |
| Mounting Type              | Surface Mount                                                                                                                                             |
| Package / Case             | 48-LQFP                                                                                                                                                   |
| Supplier Device Package    | 48-LQFP (7x7)                                                                                                                                             |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mkl05z32vlf4r">https://www.e-xfl.com/product-detail/nxp-semiconductors/mkl05z32vlf4r</a> |

### Ordering Information

| Part Number  | Memory     |           | Maximum number of I/O's |
|--------------|------------|-----------|-------------------------|
|              | Flash (KB) | SRAM (KB) |                         |
| MKL05Z8VFK4  | 8          | 1         | 22                      |
| MKL05Z16VFK4 | 16         | 2         | 22                      |
| MKL05Z32VFK4 | 32         | 4         | 22                      |
| MKL05Z8VLC4  | 8          | 1         | 28                      |
| MKL05Z16VLC4 | 16         | 2         | 28                      |
| MKL05Z32VLC4 | 32         | 4         | 28                      |
| MKL05Z8VFM4  | 8          | 1         | 28                      |
| MKL05Z16VFM4 | 16         | 2         | 28                      |
| MKL05Z32VFM4 | 32         | 4         | 28                      |
| MKL05Z16VLF4 | 16         | 2         | 41                      |
| MKL05Z32VLF4 | 32         | 4         | 41                      |

### Related Resources

| Type             | Description                                                                                                                      |
|------------------|----------------------------------------------------------------------------------------------------------------------------------|
| Selector Guide   | The Freescale Solution Advisor is a web-based tool that features interactive application wizards and a dynamic product selector. |
| Product Brief    | The Product Brief contains concise overview/summary information to enable quick evaluation of a device for design suitability.   |
| Reference Manual | The Reference Manual contains a comprehensive description of the structure and function (operation) of a device.                 |
| Data Sheet       | The Data Sheet includes electrical characteristics and signal connections.                                                       |
| Chip Errata      | The chip mask set Errata provides additional or corrective information for a particular device mask set.                         |
| Package drawing  | Package dimensions are provided in package drawings.                                                                             |

# 1 Ratings

## 1.1 Thermal handling ratings

Table 1. Thermal handling ratings

| Symbol           | Description                   | Min. | Max. | Unit | Notes |
|------------------|-------------------------------|------|------|------|-------|
| T <sub>STG</sub> | Storage temperature           | –55  | 150  | °C   | 1     |
| T <sub>SDR</sub> | Solder temperature, lead-free | —    | 260  | °C   | 2     |

1. Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life*.
2. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

## 1.2 Moisture handling ratings

Table 2. Moisture handling ratings

| Symbol | Description                | Min. | Max. | Unit | Notes |
|--------|----------------------------|------|------|------|-------|
| MSL    | Moisture sensitivity level | —    | 3    | —    | 1     |

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

## 1.3 ESD handling ratings

Table 3. ESD handling ratings

| Symbol           | Description                                           | Min.  | Max.  | Unit | Notes |
|------------------|-------------------------------------------------------|-------|-------|------|-------|
| V <sub>HBM</sub> | Electrostatic discharge voltage, human body model     | –2000 | +2000 | V    | 1     |
| V <sub>CDM</sub> | Electrostatic discharge voltage, charged-device model | –500  | +500  | V    | 2     |
| I <sub>LAT</sub> | Latch-up current at ambient temperature of 105 °C     | –100  | +100  | mA   | 3     |

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
2. Determined according to JEDEC Standard JESD22-C101, *Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components*.
3. Determined according to JEDEC Standard JESD78, *IC Latch-Up Test*.

## 1.4 Voltage and current operating ratings

Table 4. Voltage and current operating ratings

| Symbol    | Description                                                               | Min.           | Max.           | Unit |
|-----------|---------------------------------------------------------------------------|----------------|----------------|------|
| $V_{DD}$  | Digital supply voltage                                                    | -0.3           | 3.8            | V    |
| $I_{DD}$  | Digital supply current                                                    | —              | 120            | mA   |
| $V_{IO}$  | IO pin input voltage                                                      | -0.3           | $V_{DD} + 0.3$ | V    |
| $I_D$     | Instantaneous maximum current single pin limit (applies to all port pins) | -25            | 25             | mA   |
| $V_{DDA}$ | Analog supply voltage                                                     | $V_{DD} - 0.3$ | $V_{DD} + 0.3$ | V    |

## 2 General

### 2.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.




Figure 1. Input signal measurement reference

All digital I/O switching characteristics, unless otherwise specified, assume the output pins have the following characteristics.

- $C_L=30$  pF loads
- Slew rate disabled
- Normal drive strength

### 2.2 Nonswitching electrical specifications

**Table 9. Power consumption operating behaviors (continued)**

| Symbol                 | Description                                                                                                                                                                                                    | Min.                  | Typ.                                   | Max. <sup>1</sup>                       | Unit | Notes |
|------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------|----------------------------------------|-----------------------------------------|------|-------|
| I <sub>DD_WAIT</sub>   | Wait mode current - core disabled / 24 MHz system / 24 MHz bus / flash disabled (flash doze enabled), all peripheral clocks disabled <ul style="list-style-type: none"> <li>at 3.0 V</li> </ul>                | —                     | 2.2                                    | 2.3                                     | mA   | 3     |
| I <sub>DD_PSTOP2</sub> | Stop mode current with partial stop 2 clocking option - core and system disabled / 10.5 MHz bus / flash disabled (flash doze enabled) <ul style="list-style-type: none"> <li>at 3.0 V</li> </ul>               | —                     | 1.5                                    | 1.7                                     | mA   | 3     |
| I <sub>DD_VLPRCO</sub> | Very-low-power run mode current in compute operation - 4 MHz core / 0.8 MHz flash / bus clock disabled, code executing from flash <ul style="list-style-type: none"> <li>at 3.0 V</li> </ul>                   | —                     | 182                                    | 253                                     | μA   | 5     |
| I <sub>DD_VLPR</sub>   | Very low power run mode current - 4 MHz core / 0.8 MHz bus and flash, all peripheral clocks disabled, code executing from flash <ul style="list-style-type: none"> <li>at 3.0 V</li> </ul>                     | —                     | 213                                    | 284                                     | μA   | 5     |
| I <sub>DD_VLPR</sub>   | Very low power run mode current - 4 MHz core / 0.8 MHz bus and flash, all peripheral clocks enabled, code executing from flash <ul style="list-style-type: none"> <li>at 3.0 V</li> </ul>                      | —                     | 243                                    | 313                                     | μA   | 4, 5  |
| I <sub>DD_VLPW</sub>   | Very low power wait mode current - core disabled / 4 MHz system / 0.8 MHz bus / flash disabled (flash doze enabled), all peripheral clocks disabled <ul style="list-style-type: none"> <li>at 3.0 V</li> </ul> | —                     | 111                                    | 170                                     | μA   | 5     |
| I <sub>DD_STOP</sub>   | Stop mode current <ul style="list-style-type: none"> <li>at 3.0 V</li> <li>at 25 °C</li> <li>at 50 °C</li> <li>at 70 °C</li> <li>at 85 °C</li> <li>at 105 °C</li> </ul>                                        | —<br>—<br>—<br>—<br>— | 257<br>265<br>278<br>295<br>353        | 277<br>285<br>303<br>326<br>412         | μA   |       |
| I <sub>DD_VLPS</sub>   | Very-low-power stop mode current <ul style="list-style-type: none"> <li>at 3.0 V</li> <li>at 25 °C</li> <li>at 50 °C</li> <li>at 70 °C</li> <li>at 85 °C</li> <li>at 105 °C</li> </ul>                         | —<br>—<br>—<br>—<br>— | 2.25<br>4.08<br>8.10<br>14.18<br>37.07 | 5.76<br>8.27<br>14.52<br>23.78<br>58.58 | μA   |       |
| I <sub>DD_LLS</sub>    | Low-leakage stop mode current <ul style="list-style-type: none"> <li>at 3.0 V</li> </ul>                                                                                                                       |                       |                                        |                                         |      |       |

Table continues on the next page...

**Table 10. Low power mode peripheral adders — typical value (continued)**

| Symbol    | Description                                                                                                                                                                                                                                                                                                                                                                                                                       | Temperature (°C) |           |           |           |           |           | Unit    |
|-----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|-----------|-----------|-----------|-----------|-----------|---------|
|           |                                                                                                                                                                                                                                                                                                                                                                                                                                   | -40              | 25        | 50        | 70        | 85        | 105       |         |
| $I_{TPM}$ | TPM peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source configured for output compare generating 100 Hz clock signal. No load is placed on the I/O generating the clock signal. Includes selected clock source and I/O switching currents. <ul style="list-style-type: none"> <li>• MCGIRCLK (4 MHz internal reference clock)</li> <li>• OSCERCLK (4 MHz external crystal)</li> </ul> | 86<br>235        | 86<br>256 | 86<br>265 | 86<br>274 | 86<br>280 | 86<br>287 | $\mu A$ |
| $I_{BG}$  | Bandgap adder when BGEN bit is set and device is placed in VLPx, LLS, or VLLSx mode.                                                                                                                                                                                                                                                                                                                                              | 45               | 45        | 45        | 45        | 45        | 45        | $\mu A$ |
| $I_{ADC}$ | ADC peripheral adder combining the measured values at $V_{DD}$ and $V_{DDA}$ by placing the device in STOP or VLPS mode. ADC is configured for low power mode using the internal clock and continuous conversions.                                                                                                                                                                                                                | 366              | 366       | 366       | 366       | 366       | 366       | $\mu A$ |

### 2.2.5.1 Diagram: Typical $I_{DD\_RUN}$ operating behavior

The following data was measured under these conditions:

- MCG in FBE for run mode, and BLPE for VLPR mode
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFA

- AN2764: Improving the Transient Immunity Performance of Microcontroller-Based Applications
- AN1259: System Design and Layout Techniques for Noise Reduction in MCU-Based Systems

## 2.2.7 Capacitance attributes

Table 11. Capacitance attributes

| Symbol          | Description       | Min. | Max. | Unit |
|-----------------|-------------------|------|------|------|
| C <sub>IN</sub> | Input capacitance | —    | 7    | pF   |

## 2.3 Switching specifications

### 2.3.1 Device clock specifications

Table 12. Device clock specifications

| Symbol                           | Description                                                                                     | Min. | Max. | Unit |
|----------------------------------|-------------------------------------------------------------------------------------------------|------|------|------|
| Normal run mode                  |                                                                                                 |      |      |      |
| f <sub>SYS</sub>                 | System and core clock                                                                           | —    | 48   | MHz  |
| f <sub>BUS</sub>                 | Bus clock                                                                                       | —    | 24   | MHz  |
| f <sub>FLASH</sub>               | Flash clock                                                                                     | —    | 24   | MHz  |
| f <sub>LPTMR</sub>               | LPTMR clock                                                                                     | —    | 24   | MHz  |
| VLPR and VLPS modes <sup>1</sup> |                                                                                                 |      |      |      |
| f <sub>SYS</sub>                 | System and core clock                                                                           | —    | 4    | MHz  |
| f <sub>BUS</sub>                 | Bus clock                                                                                       | —    | 1    | MHz  |
| f <sub>FLASH</sub>               | Flash clock                                                                                     | —    | 1    | MHz  |
| f <sub>LPTMR</sub>               | LPTMR clock <sup>2</sup>                                                                        | —    | 24   | MHz  |
| f <sub>ERCLK</sub>               | External reference clock                                                                        | —    | 16   | MHz  |
| f <sub>LPTMR_ERCLK</sub>         | LPTMR external reference clock                                                                  | —    | 16   | MHz  |
| f <sub>osc_hi_2</sub>            | Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x) | —    | 16   | MHz  |
| f <sub>TPM</sub>                 | TPM asynchronous clock                                                                          | —    | 8    | MHz  |
| f <sub>UART0</sub>               | UART0 asynchronous clock                                                                        | —    | 8    | MHz  |

1. The frequency limitations in VLPR and VLPS modes here override any frequency specification listed in the timing specification for any other module. These same frequency limits apply to VLPS, whether VLPS was entered from RUN or from VLPR.
2. The LPTMR can be clocked at this speed in VLPR or VLPS only when the source is an external pin.

## 2.3.2 General switching specifications

These general-purpose specifications apply to all signals configured for GPIO and UART signals.

**Table 13. General switching specifications**

| Description                                                                           | Min. | Max. | Unit             | Notes |
|---------------------------------------------------------------------------------------|------|------|------------------|-------|
| GPIO pin interrupt pulse width (digital glitch filter disabled)<br>— Synchronous path | 1.5  | —    | Bus clock cycles | 1     |
| External RESET and NMI pin interrupt pulse width —<br>Asynchronous path               | 100  | —    | ns               | 2     |
| GPIO pin interrupt pulse width — Asynchronous path                                    | 16   | —    | ns               | 2     |
| Port rise and fall time                                                               | —    | 36   | ns               | 3     |

1. The greater synchronous and asynchronous timing must be met.
2. This is the shortest pulse that is guaranteed to be recognized.
3. 75 pF load

## 2.4 Thermal specifications

### 2.4.1 Thermal operating requirements

**Table 14. Thermal operating requirements**

| Symbol         | Description              | Min. | Max. | Unit |
|----------------|--------------------------|------|------|------|
| T <sub>J</sub> | Die junction temperature | −40  | 125  | °C   |
| T <sub>A</sub> | Ambient temperature      | −40  | 105  | °C   |

### 2.4.2 Thermal attributes

**Table 15. Thermal attributes**

| Board type        | Symbol           | Description                                                  | 48 LQFP | 32 LQFP | 32 QFN | 24 QFN | Unit | Notes |
|-------------------|------------------|--------------------------------------------------------------|---------|---------|--------|--------|------|-------|
| Single-layer (1S) | R <sub>θJA</sub> | Thermal resistance, junction to ambient (natural convection) | 82      | 88      | 97     | 110    | °C/W | 1     |
| Four-layer (2s2p) | R <sub>θJA</sub> | Thermal resistance, junction to ambient (natural convection) | 58      | 59      | 34     | 42     | °C/W |       |

*Table continues on the next page...*

**Table 15. Thermal attributes (continued)**

| Board type        | Symbol          | Description                                                                                     | 48 LQFP | 32 LQFP | 32 QFN | 24 QFN | Unit | Notes |
|-------------------|-----------------|-------------------------------------------------------------------------------------------------|---------|---------|--------|--------|------|-------|
| Single-layer (1S) | $R_{\theta JA}$ | Thermal resistance, junction to ambient (200 ft./min. air speed)                                | 70      | 74      | 81     | 92     | °C/W |       |
| Four-layer (2s2p) | $R_{\theta JA}$ | Thermal resistance, junction to ambient (200 ft./min. air speed)                                | 52      | 52      | 28     | 36     | °C/W |       |
| —                 | $R_{\theta JB}$ | Thermal resistance, junction to board                                                           | 36      | 35      | 13     | 18     | °C/W | 2     |
| —                 | $R_{\theta JC}$ | Thermal resistance, junction to case                                                            | 27      | 26      | 2.3    | 3.7    | °C/W | 3     |
| —                 | $\Psi_{JT}$     | Thermal characterization parameter, junction to package top outside center (natural convection) | 8       | 8       | 8      | 10     | °C/W | 4     |

1. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*, or EIA/JEDEC Standard JESD51-6, *Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air)*.
2. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*.
3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
4. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*.

## 3 Peripheral operating requirements and behaviors

### 3.1 Core modules

#### 3.1.1 SWD electricals

**Table 16. SWD full voltage range electricals**

| Symbol | Description                                                                                        | Min. | Max. | Unit |
|--------|----------------------------------------------------------------------------------------------------|------|------|------|
|        | Operating voltage                                                                                  | 1.71 | 3.6  | V    |
| J1     | SWD_CLK frequency of operation <ul style="list-style-type: none"> <li>Serial wire debug</li> </ul> | 0    | 25   | MHz  |
| J2     | SWD_CLK cycle period                                                                               | 1/J1 | —    | ns   |
| J3     | SWD_CLK clock pulse width                                                                          |      |      |      |

*Table continues on the next page...*

## 3.2 System modules

There are no specifications necessary for the device's system modules.

## 3.3 Clock modules

### 3.3.1 MCG specifications

Table 17. MCG specifications

| Symbol                          | Description                                                                                                                                      | Min.                                                      | Typ.      | Max.      | Unit                    | Notes |
|---------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------|-----------|-----------|-------------------------|-------|
| $f_{\text{ints\_ft}}$           | Internal reference frequency (slow clock) — factory trimmed at nominal $V_{\text{DD}}$ and 25 °C                                                 | —                                                         | 32.768    | —         | kHz                     |       |
| $f_{\text{ints\_t}}$            | Internal reference frequency (slow clock) — user trimmed                                                                                         | 31.25                                                     | —         | 39.0625   | kHz                     |       |
| $\Delta f_{\text{dco\_res\_t}}$ | Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using C3[SCTTRIM] and C4[SCFTRIM]                          | —                                                         | $\pm 0.3$ | $\pm 0.6$ | $\%f_{\text{dco}}$      | 1     |
| $\Delta f_{\text{dco\_t}}$      | Total deviation of trimmed average DCO output frequency over voltage and temperature                                                             | —                                                         | +0.5/-0.7 | $\pm 3$   | $\%f_{\text{dco}}$      | 1, 2  |
| $\Delta f_{\text{dco\_t}}$      | Total deviation of trimmed average DCO output frequency over fixed voltage and temperature range of 0–70 °C                                      | —                                                         | $\pm 0.4$ | $\pm 1.5$ | $\%f_{\text{dco}}$      | 1, 2  |
| $f_{\text{intf\_ft}}$           | Internal reference frequency (fast clock) — factory trimmed at nominal $V_{\text{DD}}$ and 25 °C                                                 | —                                                         | 4         | —         | MHz                     |       |
| $\Delta f_{\text{intf\_ft}}$    | Frequency deviation of internal reference clock (fast clock) over temperature and voltage — factory trimmed at nominal $V_{\text{DD}}$ and 25 °C | —                                                         | +1/-2     | $\pm 3$   | $\%f_{\text{intf\_ft}}$ | 2     |
| $f_{\text{intf\_t}}$            | Internal reference frequency (fast clock) — user trimmed at nominal $V_{\text{DD}}$ and 25 °C                                                    | 3                                                         | —         | 5         | MHz                     |       |
| $f_{\text{loc\_low}}$           | Loss of external clock minimum frequency — RANGE = 00                                                                                            | $(3/5) \times f_{\text{ints\_t}}$                         | —         | —         | kHz                     |       |
| $f_{\text{loc\_high}}$          | Loss of external clock minimum frequency — RANGE = 01, 10, or 11                                                                                 | $(16/5) \times f_{\text{ints\_t}}$                        | —         | —         | kHz                     |       |
| FLL                             |                                                                                                                                                  |                                                           |           |           |                         |       |
| $f_{\text{fll\_ref}}$           | FLL reference frequency range                                                                                                                    |                                                           | 31.25     | —         | 39.0625                 | kHz   |
| $f_{\text{dco}}$                | DCO output frequency range                                                                                                                       | Low range (DRS = 00)<br>$640 \times f_{\text{fll\_ref}}$  | 20        | 20.97     | 25                      | MHz   |
|                                 |                                                                                                                                                  | Mid range (DRS = 01)<br>$1280 \times f_{\text{fll\_ref}}$ | 40        | 41.94     | 48                      | MHz   |
| $f_{\text{dco\_t\_DMX3}_2}$     | DCO output frequency                                                                                                                             | Low range (DRS = 00)<br>$732 \times f_{\text{fll\_ref}}$  | —         | 23.99     | —                       | MHz   |
|                                 |                                                                                                                                                  | Mid range (DRS = 01)                                      | —         | 47.97     | —                       | MHz   |

Table continues on the next page...

### 3.6.1.2 12-bit ADC electrical characteristics

**Table 25. 12-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )**

| Symbol               | Description                   | Conditions <sup>1</sup>                                                                                                                                             | Min.                              | Typ. <sup>2</sup>        | Max.                         | Unit                     | Notes                                                                                               |
|----------------------|-------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------|--------------------------|------------------------------|--------------------------|-----------------------------------------------------------------------------------------------------|
| I <sub>DDA_ADC</sub> | Supply current                |                                                                                                                                                                     | 0.215                             | —                        | 1.7                          | mA                       | 3                                                                                                   |
| f <sub>ADACK</sub>   | ADC asynchronous clock source | <ul style="list-style-type: none"><li>• ADLPC = 1, ADHSC = 0</li><li>• ADLPC = 1, ADHSC = 1</li><li>• ADLPC = 0, ADHSC = 0</li><li>• ADLPC = 0, ADHSC = 1</li></ul> | 1.2<br>2.4<br>3.0<br>4.4          | 2.4<br>4.0<br>5.2<br>6.2 | 3.9<br>6.1<br>7.3<br>9.5     | MHz<br>MHz<br>MHz<br>MHz | t <sub>ADACK</sub> = 1/f <sub>ADACK</sub>                                                           |
|                      | Sample Time                   | See Reference Manual chapter for sample times                                                                                                                       |                                   |                          |                              |                          |                                                                                                     |
| TUE                  | Total unadjusted error        | <ul style="list-style-type: none"><li>• 12-bit modes</li><li>• &lt;12-bit modes</li></ul>                                                                           | —<br>—                            | ±4<br>±1.4               | ±6.8<br>±2.1                 | LSB <sup>4</sup>         | 5                                                                                                   |
| DNL                  | Differential non-linearity    | <ul style="list-style-type: none"><li>• 12-bit modes</li><li>• &lt;12-bit modes</li></ul>                                                                           | —<br>—                            | ±0.7<br>±0.2             | −1.1 to +1.9<br>−0.3 to 0.5  | LSB <sup>4</sup>         | 5                                                                                                   |
| INL                  | Integral non-linearity        | <ul style="list-style-type: none"><li>• 12-bit modes</li><li>• &lt;12-bit modes</li></ul>                                                                           | —<br>—                            | ±1.0<br>±0.5             | −2.7 to +1.9<br>−0.7 to +0.5 | LSB <sup>4</sup>         | 5                                                                                                   |
| E <sub>FS</sub>      | Full-scale error              | <ul style="list-style-type: none"><li>• 12-bit modes</li><li>• &lt;12-bit modes</li></ul>                                                                           | —<br>—                            | −4<br>−1.4               | −5.4<br>−1.8                 | LSB <sup>4</sup>         | V <sub>ADIN</sub> = V <sub>DDA</sub> <sup>5</sup>                                                   |
| E <sub>Q</sub>       | Quantization error            | <ul style="list-style-type: none"><li>• 12-bit modes</li></ul>                                                                                                      | —                                 | —                        | ±0.5                         | LSB <sup>4</sup>         |                                                                                                     |
| E <sub>IL</sub>      | Input leakage error           |                                                                                                                                                                     | I <sub>in</sub> × R <sub>AS</sub> |                          |                              | mV                       | I <sub>in</sub> = leakage current<br><br>(refer to the MCU's voltage and current operating ratings) |
|                      | Temp sensor slope             | Across the full temperature range of the device                                                                                                                     | 1.55                              | 1.62                     | 1.69                         | mV/°C                    | 6                                                                                                   |
| V <sub>TEMP25</sub>  | Temp sensor voltage           | 25 °C                                                                                                                                                               | 706                               | 716                      | 726                          | mV                       | 6                                                                                                   |

1. All accuracy numbers assume the ADC is calibrated with  $V_{REFH} = V_{DDA}$

2. Typical values assume  $V_{DDA} = 3.0$  V, Temp = 25 °C,  $f_{ADCK} = 2.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

**Table 28. 12-bit DAC operating behaviors (continued)**

| Symbol               | Description                                                                                                                                                                           | Min.                    | Typ.        | Max.              | Unit                   | Notes |
|----------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------|-------------|-------------------|------------------------|-------|
| $t_{\text{CCDACLP}}$ | Code-to-code settling time (0xBF8 to 0xC08) — low-power mode and high-speed mode                                                                                                      | —                       | 0.7         | 1                 | $\mu\text{s}$          | 1     |
| $V_{\text{dacoutl}}$ | DAC output voltage range low — high-speed mode, no load, DAC set to 0x000                                                                                                             | —                       | —           | 100               | mV                     |       |
| $V_{\text{dacouth}}$ | DAC output voltage range high — high-speed mode, no load, DAC set to 0xFFFF                                                                                                           | $V_{\text{DACR}} - 100$ | —           | $V_{\text{DACR}}$ | mV                     |       |
| INL                  | Integral non-linearity error — high speed mode                                                                                                                                        | —                       | —           | $\pm 8$           | LSB                    | 2     |
| DNL                  | Differential non-linearity error — $V_{\text{DACR}} > 2 \text{ V}$                                                                                                                    | —                       | —           | $\pm 1$           | LSB                    | 3     |
| DNL                  | Differential non-linearity error — $V_{\text{DACR}} = V_{\text{REF\_OUT}}$                                                                                                            | —                       | —           | $\pm 1$           | LSB                    | 4     |
| $V_{\text{OFFSET}}$  | Offset error                                                                                                                                                                          | —                       | $\pm 0.4$   | $\pm 0.8$         | %FSR                   | 5     |
| $E_{\text{G}}$       | Gain error                                                                                                                                                                            | —                       | $\pm 0.1$   | $\pm 0.6$         | %FSR                   | 5     |
| PSRR                 | Power supply rejection ratio, $V_{\text{DDA}} \geq 2.4 \text{ V}$                                                                                                                     | 60                      | —           | 90                | dB                     |       |
| $T_{\text{CO}}$      | Temperature coefficient offset voltage                                                                                                                                                | —                       | 3.7         | —                 | $\mu\text{V}/\text{C}$ | 6     |
| $T_{\text{GE}}$      | Temperature coefficient gain error                                                                                                                                                    | —                       | 0.000421    | —                 | %FSR/C                 |       |
| $R_{\text{op}}$      | Output resistance (load = 3 k $\Omega$ )                                                                                                                                              | —                       | —           | 250               | $\Omega$               |       |
| SR                   | Slew rate -80h → F7Fh → 80h <ul style="list-style-type: none"> <li>High power (<math>\text{SP}_{\text{HP}}</math>)</li> <li>Low power (<math>\text{SP}_{\text{LP}}</math>)</li> </ul> | 1.2<br>0.05             | 1.7<br>0.12 | —<br>—            | $\text{V}/\mu\text{s}$ |       |
| BW                   | 3dB bandwidth <ul style="list-style-type: none"> <li>High power (<math>\text{SP}_{\text{HP}}</math>)</li> <li>Low power (<math>\text{SP}_{\text{LP}}</math>)</li> </ul>               | 550<br>40               | —<br>—      | —<br>—            | kHz                    |       |

- Settling within  $\pm 1$  LSB
- The INL is measured for 0 + 100 mV to  $V_{\text{DACR}} - 100 \text{ mV}$
- The DNL is measured for 0 + 100 mV to  $V_{\text{DACR}} - 100 \text{ mV}$
- The DNL is measured for 0 + 100 mV to  $V_{\text{DACR}} - 100 \text{ mV}$  with  $V_{\text{DDA}} > 2.4 \text{ V}$
- Calculated by a best fit curve from  $V_{\text{SS}} + 100 \text{ mV}$  to  $V_{\text{DACR}} - 100 \text{ mV}$
- $V_{\text{DDA}} = 3.0 \text{ V}$ , reference select set for  $V_{\text{DDA}}$  ( $\text{DACx\_CO:DACRFS} = 1$ ), high power mode ( $\text{DACx\_CO:LPEN} = 0$ ), DAC set to 0x800, temperature range is across the full range of the device





Figure 10. Typical INL error vs. digital code



**Figure 11. Offset at half scale vs. temperature**

### 3.7 Timers


See [General switching specifications](#).

### 3.8 Communication interfaces

**Table 30. SPI master mode timing on slew rate enabled pads (continued)**

| Num. | Symbol   | Description                    | Min. | Max.                     | Unit | Note |
|------|----------|--------------------------------|------|--------------------------|------|------|
| 8    | $t_v$    | Data valid (after SPSCCK edge) | —    | 52                       | ns   | —    |
| 9    | $t_{HO}$ | Data hold time (outputs)       | 0    | —                        | ns   | —    |
| 10   | $t_{RI}$ | Rise time input                | —    | $t_{\text{periph}} - 25$ | ns   | —    |
|      | $t_{FI}$ | Fall time input                |      |                          |      |      |
| 11   | $t_{RO}$ | Rise time output               | —    | 36                       | ns   | —    |
|      | $t_{FO}$ | Fall time output               |      |                          |      |      |


1. For SPI0,  $f_{\text{periph}}$  is the bus clock ( $f_{\text{BUS}}$ ).
2.  $t_{\text{periph}} = 1/f_{\text{periph}}$



1. If configured as an output.
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

**Figure 12. SPI master mode timing (CPHA = 0)**

## Peripheral operating requirements and behaviors



1. If configured as output

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

**Figure 13. SPI master mode timing (CPHA = 1)**

**Table 31. SPI slave mode timing on slew rate disabled pads**

| Num. | Symbol        | Description                     | Min.                  | Max.              | Unit         | Note |
|------|---------------|---------------------------------|-----------------------|-------------------|--------------|------|
| 1    | $f_{op}$      | Frequency of operation          | 0                     | $f_{periph}/4$    | Hz           | 1    |
| 2    | $t_{SPSCCK}$  | SPSCCK period                   | $4 \times t_{periph}$ | —                 | ns           | 2    |
| 3    | $t_{Lead}$    | Enable lead time                | 1                     | —                 | $t_{periph}$ | —    |
| 4    | $t_{Lag}$     | Enable lag time                 | 1                     | —                 | $t_{periph}$ | —    |
| 5    | $t_{WSPSCCK}$ | Clock (SPSCCK) high or low time | $t_{periph} - 30$     | —                 | ns           | —    |
| 6    | $t_{SU}$      | Data setup time (inputs)        | 2                     | —                 | ns           | —    |
| 7    | $t_{HI}$      | Data hold time (inputs)         | 7                     | —                 | ns           | —    |
| 8    | $t_a$         | Slave access time               | —                     | $t_{periph}$      | ns           | 3    |
| 9    | $t_{dis}$     | Slave MISO disable time         | —                     | $t_{periph}$      | ns           | 4    |
| 10   | $t_v$         | Data valid (after SPSCCK edge)  | —                     | 22                | ns           | —    |
| 11   | $t_{HO}$      | Data hold time (outputs)        | 0                     | —                 | ns           | —    |
| 12   | $t_{RI}$      | Rise time input                 | —                     | $t_{periph} - 25$ | ns           | —    |
|      | $t_{FI}$      | Fall time input                 | —                     | $t_{periph} - 25$ | ns           | —    |
| 13   | $t_{RO}$      | Rise time output                | —                     | 25                | ns           | —    |
|      | $t_{FO}$      | Fall time output                | —                     | 25                | ns           | —    |


1. For SPI0,  $f_{periph}$  is the bus clock ( $f_{BUS}$ ).

2.  $t_{periph} = 1/f_{periph}$

3. Time to data active from high-impedance state

4. Hold time to high-impedance state

| 48<br>LQFP | 32<br>QFN | 32<br>LQFP | 24<br>QFN | Pin Name                        | Default                                         | ALT0                                            | ALT1                            | ALT2      | ALT3      |
|------------|-----------|------------|-----------|---------------------------------|-------------------------------------------------|-------------------------------------------------|---------------------------------|-----------|-----------|
| 9          | 7         | 7          | 5         | PTA3                            | EXTAL0                                          | EXTAL0                                          | PTA3                            | I2C0_SCL  | I2C0_SDA  |
| 10         | 8         | 8          | 6         | PTA4/<br>LLWU_P0                | XTAL0                                           | XTAL0                                           | PTA4/<br>LLWU_P0                | I2C0_SDA  | I2C0_SCL  |
| 11         | —         | —          | —         | VSS                             | VSS                                             | VSS                                             |                                 |           |           |
| 12         | —         | —          | —         | PTB18                           | DISABLED                                        | DISABLED                                        | PTB18                           |           |           |
| 13         | —         | —          | —         | PTB19                           | DISABLED                                        | DISABLED                                        | PTB19                           |           |           |
| 14         | 9         | 9          | 7         | PTA5/<br>LLWU_P1/<br>RTC_CLK_IN | DISABLED                                        | DISABLED                                        | PTA5/<br>LLWU_P1/<br>RTC_CLK_IN | TPM0_CH5  | SPI0_SS_b |
| 15         | 10        | 10         | 8         | PTA6/<br>LLWU_P2                | DISABLED                                        | DISABLED                                        | PTA6/<br>LLWU_P2                | TPM0_CH4  | SPI0_MISO |
| 16         | 11        | 11         | —         | PTB8                            | ADC0_SE11                                       | ADC0_SE11                                       | PTB8                            | TPM0_CH3  |           |
| 17         | 12        | 12         | —         | PTB9                            | ADC0_SE10                                       | ADC0_SE10                                       | PTB9                            | TPM0_CH2  |           |
| 18         | —         | —          | —         | PTA16/<br>IRQ_4                 | DISABLED                                        | DISABLED                                        | PTA16/<br>IRQ_4                 |           |           |
| 19         | —         | —          | —         | PTA17/<br>IRQ_5                 | DISABLED                                        | DISABLED                                        | PTA17/<br>IRQ_5                 |           |           |
| 20         | —         | —          | —         | PTA18/<br>IRQ_6                 | DISABLED                                        | DISABLED                                        | PTA18/<br>IRQ_6                 |           |           |
| 21         | 13        | 13         | 9         | PTB10                           | ADC0_SE9/<br>TSIO_IN7                           | ADC0_SE9/<br>TSIO_IN7                           | PTB10                           | TPM0_CH1  |           |
| 22         | 14        | 14         | 10        | PTB11                           | ADC0_SE8/<br>TSIO_IN6                           | ADC0_SE8/<br>TSIO_IN6                           | PTB11                           | TPM0_CH0  |           |
| 23         | 15        | 15         | 11        | PTA7/<br>IRQ_7/<br>LLWU_P3      | ADC0_SE7/<br>TSIO_IN5                           | ADC0_SE7/<br>TSIO_IN5                           | PTA7/<br>IRQ_7/<br>LLWU_P3      | SPI0_MISO | SPI0_MOSI |
| 24         | 16        | 16         | 12        | PTB0/<br>IRQ_8/<br>LLWU_P4      | ADC0_SE6/<br>TSIO_IN4                           | ADC0_SE6/<br>TSIO_IN4                           | PTB0/<br>IRQ_8/<br>LLWU_P4      | EXTRG_IN  | SPI0_SCK  |
| 25         | 17        | 17         | 13        | PTB1/<br>IRQ_9                  | ADC0_SE5/<br>TSIO_IN3/<br>DAC0_OUT/<br>CMP0_IN3 | ADC0_SE5/<br>TSIO_IN3/<br>DAC0_OUT/<br>CMP0_IN3 | PTB1/<br>IRQ_9                  | UART0_TX  | UART0_RX  |
| 26         | 18        | 18         | 14        | PTB2/<br>IRQ_10/<br>LLWU_P5     | ADC0_SE4/<br>TSIO_IN2                           | ADC0_SE4/<br>TSIO_IN2                           | PTB2/<br>IRQ_10/<br>LLWU_P5     | UART0_RX  | UART0_TX  |
| 27         | 19        | 19         | 15        | PTA8                            | ADC0_SE3/<br>TSIO_IN1                           | ADC0_SE3/<br>TSIO_IN1                           | PTA8                            |           |           |
| 28         | 20        | 20         | 16        | PTA9                            | ADC0_SE2/<br>TSIO_IN0                           | ADC0_SE2/<br>TSIO_IN0                           | PTA9                            |           |           |
| 29         | —         | —          | —         | PTB20                           | DISABLED                                        | DISABLED                                        | PTB20                           |           |           |
| 30         | —         | —          | —         | VSS                             | VSS                                             | VSS                                             |                                 |           |           |
| 31         | —         | —          | —         | VDD                             | VDD                                             | VDD                                             |                                 |           |           |
| 32         | —         | —          | —         | PTB14/<br>IRQ_11                | DISABLED                                        | DISABLED                                        | PTB14/<br>IRQ_11                | EXTRG_IN  |           |



**Figure 17. KL05 48-pin LQFP pinout diagram**






Figure 18. KL05 32-pin LQFP pinout diagram



**Figure 19. KL05 32-pin QFN pinout diagram**

## 8.6 Relationship between ratings and operating requirements



## 8.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

## 8.8 Definition: Typical value

A *typical value* is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.