

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

E·XFI

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	EBI/EMI, I <sup>2</sup> C, IrDA, SmartCard, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT
Number of I/O	86
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	1.98V ~ 3.8V
Data Converters	A/D 8x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm32gg880f1024g-e-qfp100

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **1 Ordering Information**

Table 1.1 (p. 2) shows the available EFM32GG880 devices.

### Table 1.1. Ordering Information

Ordering Code	Flash (kB)	RAM (kB)	Max Speed (MHz)	Supply Voltage (V)	Temperature (ºC)	Package
EFM32GG880F512G-E-QFP100	512	128	48	1.98 - 3.8	-40 - 85	LQFP100
EFM32GG880F1024G-E-QFP100	1024	128	48	1.98 - 3.8	-40 - 85	LQFP100

Adding the suffix 'R' to the part number (e.g. EFM32GG880F512G-E-QFP100R) denotes tape and reel.

Visit www.silabs.com for information on global distributors and representatives.

## 2.1.19 Backup Real Time Counter (BURTC)

The Backup Real Time Counter (BURTC) contains a 32-bit counter and is clocked either by a 32.768 kHz crystal oscillator, a 32.768 kHz RC oscillator or a 1 kHz ULFRCO. The BURTC is available in all Energy Modes and it can also run in backup mode, making it operational even if the main power should drain out.

# 2.1.20 Low Energy Timer (LETIMER)

The unique LETIMER<sup>TM</sup>, the Low Energy Timer, is a 16-bit timer that is available in energy mode EM2 in addition to EM1 and EM0. Because of this, it can be used for timing and output generation when most of the device is powered down, allowing simple tasks to be performed while the power consumption of the system is kept at an absolute minimum. The LETIMER can be used to output a variety of waveforms with minimal software intervention. It is also connected to the Real Time Counter (RTC), and can be configured to start counting on compare matches from the RTC.

# 2.1.21 Pulse Counter (PCNT)

The Pulse Counter (PCNT) can be used for counting pulses on a single input or to decode quadrature encoded inputs. It runs off either the internal LFACLK or the PCNTn\_S0IN pin as external clock source. The module may operate in energy mode EM0 - EM3.

## 2.1.22 Analog Comparator (ACMP)

The Analog Comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. Inputs can either be one of the selectable internal references or from external pins. Response time and thereby also the current consumption can be configured by altering the current supply to the comparator.

## 2.1.23 Voltage Comparator (VCMP)

The Voltage Supply Comparator is used to monitor the supply voltage from software. An interrupt can be generated when the supply falls below or rises above a programmable threshold. Response time and thereby also the current consumption can be configured by altering the current supply to the comparator.

# 2.1.24 Analog to Digital Converter (ADC)

The ADC is a Successive Approximation Register (SAR) architecture, with a resolution of up to 12 bits at up to one million samples per second. The integrated input mux can select inputs from 8 external pins and 6 internal signals.

# 2.1.25 Digital to Analog Converter (DAC)

The Digital to Analog Converter (DAC) can convert a digital value to an analog output voltage. The DAC is fully differential rail-to-rail, with 12-bit resolution. It has two single ended output buffers which can be combined into one differential output. The DAC may be used for a number of different applications such as sensor interfaces or sound output.

# 2.1.26 Operational Amplifier (OPAMP)

The EFM32GG880 features 3 Operational Amplifiers. The Operational Amplifier is a versatile general purpose amplifier with rail-to-rail differential input and rail-to-rail single ended output. The input can be set to pin, DAC or OPAMP, whereas the output can be pin, OPAMP or ADC. The current is programmable and the OPAMP has various internal configurations such as unity gain, programmable gain using internal resistors etc.

## 2.1.27 Low Energy Sensor Interface (LESENSE)


The Low Energy Sensor Interface (LESENSE<sup>TM</sup>), is a highly configurable sensor interface with support for up to 16 individually configurable sensors. By controlling the analog comparators and DAC, LESENSE



Symbol	Parameter	Condition	Min	Тур	Max	Unit
		Sinking 20 mA, V <sub>DD</sub> =3.0 V, GPIO_Px_CTRL DRIVEMODE = HIGH			0.20V <sub>DD</sub>	V
I <sub>IOLEAK</sub>	Input leakage cur- rent	High Impedance IO connected to GROUND or $V_{DD}$		±0.1	±40	nA
R <sub>PU</sub>	I/O pin pull-up resis- tor			40		kOhm
R <sub>PD</sub>	I/O pin pull-down re- sistor			40		kOhm
R <sub>IOESD</sub>	Internal ESD series resistor			200		Ohm
t <sub>IOGLITCH</sub>	Pulse width of puls- es to be removed by the glitch sup- pression filter		10		50	ns
		GPIO_Px_CTRL DRIVEMODE = LOWEST and load capaci- tance $C_L$ =12.5-25pF.	20+0.1C <sub>L</sub>		250	ns
t <sub>IOOF</sub>	Output fall time	$\begin{array}{l} \mbox{GPIO}_{Px}\mbox{CTRL}\ \mbox{DRIVEMODE} \\ \mbox{=}\ \mbox{LOW}\ \mbox{and}\ \mbox{load}\ \mbox{capacitance} \\ \mbox{C}_{L}\mbox{=}\ \mbox{350-600pF} \end{array}$	20+0.1C <sub>L</sub>		250	ns
V <sub>IOHYST</sub>	I/O pin hysteresis (V <sub>IOTHR+</sub> - V <sub>IOTHR-</sub> )	V <sub>DD</sub> = 1.98 - 3.8 V	0.10V <sub>DD</sub>			V



## Figure 3.5. Typical High-Level Output Current, 2V Supply Voltage



GPIO\_Px\_CTRL DRIVEMODE = STANDARD





## 3.9.3 LFRCO

### Table 3.10. LFRCO

Symbol	Parameter	Condition	Min	Тур	Max	Unit
f <sub>LFRCO</sub>	$\begin{array}{l} \text{Oscillation frequen-}\\ \text{cy , } \text{V}_{\text{DD}}\text{= } 3.0 \text{ V},\\ \text{T}_{\text{AMB}}\text{=} 25^{\circ}\text{C} \end{array}$		31.29	32.768	34.28	kHz
t <sub>LFRCO</sub>	Startup time not in- cluding software calibration			150		μs
I <sub>LFRCO</sub>	Current consump- tion			300	900	nA
TUNESTEP <sub>L</sub> . FRCO	Frequency step for LSB change in TUNING value			1.5		%

Figure 3.10. Calibrated LFRCO Frequency vs Temperature and Supply Voltage





## 3.9.4 HFRCO

### Table 3.11. HFRCO

Symbol	Parameter	Condition	Min	Тур	Max	Unit
		28 MHz frequency band	27.5	28.0	28.5	MHz
		21 MHz frequency band	20.6	21.0	21.4	MHz
f f	Oscillation frequen-	14 MHz frequency band	13.7	14.0	14.3	MHz
f <sub>HFRCO</sub>	cy, V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =25°C	11 MHz frequency band	10.8	11.0	11.2	MHz
		7 MHz frequency band	6.48 <sup>1</sup>	6.60 <sup>1</sup>	6.72 <sup>1</sup>	MHz
		1 MHz frequency band	1.15 <sup>2</sup>	1.20 <sup>2</sup>	1.25 <sup>2</sup>	MHz
t <sub>HFRCO_settling</sub>	Settling time after start-up	f <sub>HFRCO</sub> = 14 MHz		0.6		Cycles
	Settling time after band switch			25		Cycles

Figure 3.13. Calibrated HFRCO 11 MHz Band Frequency vs Supply Voltage and Temperature




Figure 3.14. Calibrated HFRCO 14 MHz Band Frequency vs Supply Voltage and Temperature







Figure 3.15. Calibrated HFRCO 21 MHz Band Frequency vs Supply Voltage and Temperature







### Figure 3.16. Calibrated HFRCO 28 MHz Band Frequency vs Supply Voltage and Temperature



## 3.9.5 AUXHFRCO

### Table 3.12. AUXHFRCO

Symbol	Parameter	Condition	Min	Тур	Max	Unit
		28 MHz frequency band	27.5	28.0	28.5	MHz
		21 MHz frequency band	20.6	21.0	21.4	MHz
£	Oscillation frequen-	14 MHz frequency band	13.7	14.0	14.3	MHz
<sup>†</sup> AUXHFRCO	cy, V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =25°C	11 MHz frequency band	10.8	11.0	11.2	MHz
		7 MHz frequency band	6.48 <sup>1</sup>	6.60 <sup>1</sup>	6.72 <sup>1</sup>	MHz
		1 MHz frequency band	1.15 <sup>2</sup>	1.20 <sup>2</sup>	1.25 <sup>2</sup>	MHz
t <sub>AUXHFRCO_settlir</sub>	<sub>g</sub> Settling time after start-up	f <sub>AUXHFRCO</sub> = 14 MHz		0.6		Cycles
DC <sub>AUXHFRCO</sub>	Duty cycle	f <sub>AUXHFRCO</sub> = 14 MHz	48.5	50	51	%
TUNESTEP <sub>AU&gt;</sub> HFRCO	Frequency step for LSB change in TUNING value			0.3 <sup>3</sup>		%

<sup>1</sup>For devices with prod. rev. < 19, Typ = 7MHz and Min/Max values not applicable.

 $^{2}$ For devices with prod. rev. < 19, Typ = 1MHz and Min/Max values not applicable.

<sup>3</sup>The TUNING field in the CMU\_AUXHFRCOCTRL register may be used to adjust the AUXHFRCO frequency. There is enough adjustment range to ensure that the frequency bands above 7 MHz will always have some overlap across supply voltage and temperature. By using a stable frequency reference such as the LFXO or HFXO, a firmware calibration routine can vary the TUNING bits and the frequency band to maintain the AUXHFRCO frequency at any arbitrary value between 7 MHz and 28 MHz across operating conditions.

## **EFM<sup>®</sup>32**

Symbol	Parameter	Condition	Min	Тур	Мах	Unit
C <sub>ADCIN</sub>	Input capacitance			2		pF
R <sub>ADCIN</sub>	Input ON resistance		1			MOhm
R <sub>ADCFILT</sub>	Input RC filter resis- tance			10		kOhm
C <sub>ADCFILT</sub>	Input RC filter/de- coupling capaci- tance			250		fF
f <sub>ADCCLK</sub>	ADC Clock Fre- quency				13	MHz
		6 bit	7			ADC- CLK Cycles
t <sub>ADCCONV</sub>	Conversion time	8 bit	11			ADC- CLK Cycles
		12 bit	13			ADC- CLK Cycles
t <sub>adcacq</sub>	Acquisition time	Programmable	1		256	ADC- CLK Cycles
t <sub>ADCACQVDD3</sub>	Required acquisi- tion time for VDD/3 reference		2			μs
	Startup time of ref- erence generator and ADC core in NORMAL mode			5		μs
t <sub>ADCSTART</sub>	Startup time of ref- erence generator and ADC core in KEEPADCWARM mode			1		μs
		1 MSamples/s, 12 bit, single ended, internal 1.25V refer- ence		59		dB
		1 MSamples/s, 12 bit, single ended, internal 2.5V reference		63		dB
		1 MSamples/s, 12 bit, single ended, $V_{DD}$ reference		65		dB
SNR <sub>ADC</sub>	Signal to Noise Ra-	1 MSamples/s, 12 bit, differen- tial, internal 1.25V reference		60		dB
	tio (SNR)	1 MSamples/s, 12 bit, differen- tial, internal 2.5V reference		65		dB
		1 MSamples/s, 12 bit, differen- tial, 5V reference		54		dB
		1 MSamples/s, 12 bit, differential, $V_{DD}$ reference		67		dB
		1 MSamples/s, 12 bit, differen- tial, 2xV <sub>DD</sub> reference		69		dB



Symbol	Parameter	Condition	Min	Тур	Max	Unit
		200 kSamples/s, 12 bit, sin- gle ended, internal 1.25V refer- ence		62		dB
		200 kSamples/s, 12 bit, single ended, internal 2.5V reference		63		dB
		200 kSamples/s, 12 bit, single ended, V <sub>DD</sub> reference		67		dB
		200 kSamples/s, 12 bit, differ- ential, internal 1.25V reference		63		dB
		200 kSamples/s, 12 bit, differ- ential, internal 2.5V reference		66		dB
		200 kSamples/s, 12 bit, differ- ential, 5V reference		66		dB
		200 kSamples/s, 12 bit, differential, $V_{DD}$ reference	63	66		dB
		200 kSamples/s, 12 bit, differ- ential, 2xV <sub>DD</sub> reference		70		dB
		1 MSamples/s, 12 bit, single ended, internal 1.25V refer- ence		58		dB
		1 MSamples/s, 12 bit, single ended, internal 2.5V reference		62		dB
		1 MSamples/s, 12 bit, single ended, V <sub>DD</sub> reference		64		dB
		1 MSamples/s, 12 bit, differen- tial, internal 1.25V reference		60		dB
		1 MSamples/s, 12 bit, differen- tial, internal 2.5V reference		64		dB
		1 MSamples/s, 12 bit, differen- tial, 5V reference		54		dB
		1 MSamples/s, 12 bit, differential, $V_{DD}$ reference		66		dB
SINAD <sub>ADC</sub>	SIgnal-to-Noise And Distortion-ratio (SINAD)	1 MSamples/s, 12 bit, differen- tial, 2xV <sub>DD</sub> reference		68		dB
		200 kSamples/s, 12 bit, sin- gle ended, internal 1.25V refer- ence		61		dB
		200 kSamples/s, 12 bit, single ended, internal 2.5V reference		65		dB
		200 kSamples/s, 12 bit, single ended, V <sub>DD</sub> reference		66		dB
		200 kSamples/s, 12 bit, differ- ential, internal 1.25V reference		63		dB
		200 kSamples/s, 12 bit, differ- ential, internal 2.5V reference		66		dB
		200 kSamples/s, 12 bit, differ- ential, 5V reference		66		dB
		200 kSamples/s, 12 bit, differ- ential, V <sub>DD</sub> reference	62	65		dB



**EFM<sup>®</sup>32** 




Figure 3.28. OPAMP Voltage Noise Spectral Density (Unity Gain) Vout=1V





Figure 3.29. OPAMP Voltage Noise Spectral Density (Non-Unity Gain)



# 3.13 Analog Comparator (ACMP)

### Table 3.17. ACMP

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V <sub>ACMPIN</sub>	Input voltage range		0		V <sub>DD</sub>	V
V <sub>ACMPCM</sub>	ACMP Common Mode voltage range		0		V <sub>DD</sub>	V
		BIASPROG=0b0000, FULL- BIAS=0 and HALFBIAS=1 in ACMPn_CTRL register		0.1	0.6	μA
I <sub>ACMP</sub>	Active current	BIASPROG=0b1111, FULL- BIAS=0 and HALFBIAS=0 in ACMPn_CTRL register		2.87	12	μA
		BIASPROG=0b1111, FULL- BIAS=1 and HALFBIAS=0 in ACMPn_CTRL register		250	520	μΑ
IACMPREF	Current consump- tion of internal volt- age reference	Internal voltage reference off. Using external voltage refer- ence		0		μA
	agenerence	Internal voltage reference		5		μA
V <sub>ACMPOFFSET</sub>	Offset voltage	BIASPROG= 0b1010, FULL- BIAS=0 and HALFBIAS=0 in ACMPn_CTRL register	-12	0	12	mV
V <sub>ACMPHYST</sub>	ACMP hysteresis	Programmable		17		mV
		CSRESSEL=0b00 in ACMPn_INPUTSEL		43		kOhm
D	Capacitive Sense	CSRESSEL=0b01 in ACMPn_INPUTSEL		78		kOhm
R <sub>CSRES</sub>	Internal Resistance	CSRESSEL=0b10 in ACMPn_INPUTSEL		111		kOhm
		CSRESSEL=0b11 in ACMPn_INPUTSEL		145		kOhm
t <sub>ACMPSTART</sub>	Startup time				10	μs

The total ACMP current is the sum of the contributions from the ACMP and its internal voltage reference as given in Equation 3.1 (p. 43).  $I_{ACMPREF}$  is zero if an external voltage reference is used.

### Total ACMP Active Current

 $I_{ACMPTOTAL} = I_{ACMP} + I_{ACMPREF}$ 

(3.1)



### Table 3.19. EBI Write Enable Timing

Symbol	Parameter	Min	Тур	Мах	Unit
t <sub>OH_WEn<sup>1234</sup></sub>	Output hold time, from trailing EBI_WEn/ EBI_NANDWEn edge to EBI_AD, EBI_A, EBI_CSn, EBI_BLn invalid	-6.00 + (WRHOLD * t <sub>HFCORECLK</sub> )			ns
t <sub>OSU_WEn 12345</sub>	Output setup time, from EBI_AD, EBI_A, EBI_CSn, EBI_BLn valid to leading EBI_WEn/ EBI_NANDWEn edge	-14.00 + (WRSETUP <sup>* t</sup> нғсопесік)			ns
twidth_wen <sup>12345</sup>	EBI_WEn/EBI_NANDWEn pulse width	-7.00 + ((WRSTRB +1) * t <sub>HFCORECLK</sub> )			ns

<sup>1</sup>Applies for all addressing modes (figure only shows D16 addressing mode)


<sup>2</sup>Applies for both EBI\_WEn and EBI\_NANWEn (figure only shows EBI\_WEn)

<sup>3</sup>Applies for all polarities (figure only shows active low signals)

 $^4\text{Measurement}$  done at 10% and 90% of  $\text{V}_\text{DD}$  (figure shows 50% of  $_\text{VDD})$ 

<sup>5</sup> The figure shows the timing for the case that the half strobe length functionality is not used, i.e. HALFWE=0. The leading edge of EBI\_WEn can be moved to the right by setting HALFWE=1. This decreases the length of  $t_{WIDTH_WEn}$  and increases the length of  $t_{OSU_WEn}$  by 1/2 \*  $t_{HFCLKNODIV}$ .

### Figure 3.32. EBI Address Latch Enable Related Output Timing



### Table 3.20. EBI Address Latch Enable Related Output Timing

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>OH_ALEn 1234</sub>	Output hold time, from trailing EBI_ALE edge to EBI_AD invalid	-6.00 + (AD- DRHOLD <sup>5</sup> * t <sub>HFCORE-</sub> <sub>CLK</sub> )			ns
t <sub>OSU_ALEn 124</sub>	Output setup time, from EBI_AD valid to leading EBI_ALE edge	-13.00 + (0 * t <sub>HFCORE-</sub> <sub>CLK</sub> )			ns
twidth_Alen <sup>1234</sup>	EBI_ALEn pulse width	-7.00 + (ADDRSET- UP+1) * t <sub>HFCORECLK</sub> )			ns

<sup>1</sup>Applies to addressing modes D8A24ALE and D16A16ALE (figure only shows D16A16ALE)

<sup>2</sup>Applies for all polarities (figure only shows active low signals)

 $^3$  The figure shows the timing for the case that the half strobe length functionality is not used, i.e. HALFALE=0. The trailing edge of EBI\_ALE can be moved to the left by setting HALFALE=1. This decreases the length of t<sub>WIDTH\_ALEn</sub> and increases the length of tOH\_ALEn by t<sub>HFCORECLK</sub> - 1/2 \* t<sub>HFCLKNODIV</sub>.

 $^4$ Measurement done at 10% and 90% of V\_DD (figure shows 50% of  $_{\text{VDD}})$ 

<sup>5</sup>Figure only shows a write operation. For a multiplexed read operation the address hold time is controlled via the RDSETUP state instead of via the ADDRHOLD state.

## 3.17 I2C

### Table 3.25. I2C Standard-mode (Sm)

Symbol	Parameter	Min	Тур	Max	Unit
f <sub>SCL</sub>	SCL clock frequency	0		100 <sup>1</sup>	kHz
t <sub>LOW</sub>	SCL clock low time	4.7			μs
t <sub>HIGH</sub>	SCL clock high time	4.0			μs
t <sub>SU,DAT</sub>	SDA set-up time	250			ns
t <sub>HD,DAT</sub>	SDA hold time	8		3450 <sup>2,3</sup>	ns
t <sub>SU,STA</sub>	Repeated START condition set-up time	4.7			μs
t <sub>HD,STA</sub>	(Repeated) START condition hold time	4.0			μs
t <sub>SU,STO</sub>	STOP condition set-up time	4.0			μs
t <sub>BUF</sub>	Bus free time between a STOP and START condition	4.7			μs

<sup>1</sup>For the minimum HFPERCLK frequency required in Standard-mode, see the I2C chapter in the EFM32GG Reference Manual. <sup>2</sup>The maximum SDA hold time ( $t_{HD,DAT}$ ) needs to be met only when the device does not stretch the low time of SCL ( $t_{LOW}$ ). <sup>3</sup>When transmitting data, this number is guaranteed only when I2Cn\_CLKDIV < ((3450\*10<sup>-9</sup> [s] \* f<sub>HFPERCLK</sub> [Hz]) - 4).

### Table 3.26. I2C Fast-mode (Fm)

Symbol	Parameter	Min	Тур	Max	Unit
f <sub>SCL</sub>	SCL clock frequency	0		400 <sup>1</sup>	kHz
t <sub>LOW</sub>	SCL clock low time	1.3			μs
t <sub>HIGH</sub>	SCL clock high time	0.6			μs
t <sub>SU,DAT</sub>	SDA set-up time	100			ns
t <sub>HD,DAT</sub>	SDA hold time	8		900 <sup>2,3</sup>	ns
t <sub>SU,STA</sub>	Repeated START condition set-up time	0.6			μs
t <sub>HD,STA</sub>	(Repeated) START condition hold time	0.6			μs
t <sub>SU,STO</sub>	STOP condition set-up time	0.6			μs
t <sub>BUF</sub>	Bus free time between a STOP and START condition	1.3			μs

<sup>1</sup>For the minimum HFPERCLK frequency required in Fast-mode, see the I2C chapter in the EFM32GG Reference Manual. <sup>2</sup>The maximum SDA hold time ( $t_{HD,DAT}$ ) needs to be met only when the device does not stretch the low time of SCL ( $t_{LOW}$ ). <sup>3</sup>When transmitting data, this number is guaranteed only when I2Cn\_CLKDIV < ((900\*10<sup>-9</sup> [s] \* f<sub>HFPERCLK</sub> [Hz]) - 4).



Symbol	Parameter	Condition	Min	Тур	Max	Unit		
I <sub>PCNT</sub>	PCNT current	PCNT idle current, clock en- abled		54		nA		
I <sub>RTC</sub>	RTC current	RTC idle current, clock enabled		54		nA		
I <sub>LCD</sub>	LCD current	LCD idle current, clock enabled	CD idle current, clock enabled 68					
I <sub>AES</sub>	AES current	AES idle current, clock enabled	AES idle current, clock enabled 3.2					
I <sub>GPIO</sub>	GPIO current	GPIO idle current, clock en- abled						
I <sub>EBI</sub>	EBI current	EBI idle current, clock enabled	EBI idle current, clock enabled 11.8					
I <sub>PRS</sub>	PRS current	PRS idle current 3.5				µA/ MHz		
I <sub>DMA</sub>	DMA current	Clock enable		11.0		µA/ MHz		

# **EFM<sup>®</sup>32**

## ...the world's most energy friendly microcontrollers

Alternate	LOCATION				N			
Functionality	0	1	2	3	4	5	6	Description
EBI_A01	PA13	PA13	PA13					External Bus Interface (EBI) address output pin 01.
EBI_A02	PA14	PA14	PA14					External Bus Interface (EBI) address output pin 02.
EBI_A03	PB9	PB9	PB9					External Bus Interface (EBI) address output pin 03.
EBI_A04	PB10	PB10	PB10					External Bus Interface (EBI) address output pin 04.
EBI_A05	PC6	PC6	PC6					External Bus Interface (EBI) address output pin 05.
EBI_A06	PC7	PC7	PC7					External Bus Interface (EBI) address output pin 06.
EBI_A07	PE0	PE0	PE0					External Bus Interface (EBI) address output pin 07.
EBI_A08	PE1	PE1	PE1					External Bus Interface (EBI) address output pin 08.
EBI_A09	PE2	PC9	PC9					External Bus Interface (EBI) address output pin 09.
EBI_A10	PE3	PC10	PC10					External Bus Interface (EBI) address output pin 10.
EBI_A11	PE4	PE4	PE4					External Bus Interface (EBI) address output pin 11.
EBI_A12	PE5	PE5	PE5					External Bus Interface (EBI) address output pin 12.
EBI_A13	PE6	PE6	PE6					External Bus Interface (EBI) address output pin 13.
EBI_A14	PE7	PE7	PE7					External Bus Interface (EBI) address output pin 14.
EBI_A15	PC8	PC8	PC8					External Bus Interface (EBI) address output pin 15.
EBI_A16	PB0	PB0	PB0					External Bus Interface (EBI) address output pin 16.
EBI_A17	PB1	PB1	PB1					External Bus Interface (EBI) address output pin 17.
EBI_A18	PB2	PB2	PB2					External Bus Interface (EBI) address output pin 18.
EBI_A19	PB3	PB3	PB3					External Bus Interface (EBI) address output pin 19.
EBI_A20	PB4	PB4	PB4					External Bus Interface (EBI) address output pin 20.
EBI_A21	PB5	PB5	PB5					External Bus Interface (EBI) address output pin 21.
EBI_A22	PB6	PB6	PB6					External Bus Interface (EBI) address output pin 22.
EBI_A23	PC0	PC0	PC0					External Bus Interface (EBI) address output pin 23.
EBI_A24	PC1	PC1	PC1					External Bus Interface (EBI) address output pin 24.
EBI_A25	PC2	PC2	PC2					External Bus Interface (EBI) address output pin 25.
EBI_A26	PC4	PC4	PC4					External Bus Interface (EBI) address output pin 26.
EBI_A27	PD2	PD2	PD2					External Bus Interface (EBI) address output pin 27.
EBI_AD00	PE8	PE8	PE8					External Bus Interface (EBI) address and data input / output pin 00.
EBI_AD01	PE9	PE9	PE9					External Bus Interface (EBI) address and data input / output pin 01.
EBI_AD02	PE10	PE10	PE10					External Bus Interface (EBI) address and data input / output pin 02.
EBI_AD03	PE11	PE11	PE11					External Bus Interface (EBI) address and data input / output pin 03.
EBI_AD04	PE12	PE12	PE12					External Bus Interface (EBI) address and data input / output pin 04.
EBI_AD05	PE13	PE13	PE13					External Bus Interface (EBI) address and data input / output pin 05.
EBI_AD06	PE14	PE14	PE14					External Bus Interface (EBI) address and data input / output pin 06.
EBI_AD07	PE15	PE15	PE15					External Bus Interface (EBI) address and data input / output pin 07.
EBI_AD08	PA15	PA15	PA15					External Bus Interface (EBI) address and data input / output pin 08.


## **EFM°32**

### ...the world's most energy friendly microcontrollers

Alternate			L	OCATIO	ON			
Functionality	0	1	2	3	4	5	6	Description
LES_ALTEX3	PA4							LESENSE alternate exite output 3.
LES_ALTEX4	PA5							LESENSE alternate exite output 4.
LES_ALTEX5	PE11							LESENSE alternate exite output 5.
LES_ALTEX6	PE12							LESENSE alternate exite output 6.
LES_ALTEX7	PE13							LESENSE alternate exite output 7.
LES_CH0	PC0							LESENSE channel 0.
LES_CH1	PC1							LESENSE channel 1.
LES_CH2	PC2							LESENSE channel 2.
LES_CH3	PC3							LESENSE channel 3.
LES_CH4	PC4							LESENSE channel 4.
LES_CH5	PC5							LESENSE channel 5.
LES_CH6	PC6							LESENSE channel 6.
LES_CH7	PC7							LESENSE channel 7.
LES_CH8	PC8							LESENSE channel 8.
LES_CH9	PC9							LESENSE channel 9.
LES_CH10	PC10							LESENSE channel 10.
LES_CH11	PC11							LESENSE channel 11.
LES_CH12	PC12							LESENSE channel 12.
LES_CH13	PC13							LESENSE channel 13.
LES_CH14	PC14							LESENSE channel 14.
LES_CH15	PC15							LESENSE channel 15.
LETIM0_OUT0	PD6	PB11	PF0	PC4				Low Energy Timer LETIM0, output channel 0.
LETIM0_OUT1	PD7	PB12	PF1	PC5				Low Energy Timer LETIM0, output channel 1.
LEU0_RX	PD5	PB14	PE15	PF1	PA0			LEUART0 Receive input.
LEU0_TX	PD4	PB13	PE14	PF0	PF2			LEUART0 Transmit output. Also used as receive input in half duplex communication.
LEU1_RX	PC7	PA6						LEUART1 Receive input.
LEU1_TX	PC6	PA5						LEUART1 Transmit output. Also used as receive input in half duplex communication.
LFXTAL_N	PB8							Low Frequency Crystal (typically 32.768 kHz) negative pin. Also used as an optional external clock input pin.
LFXTAL_P	PB7							Low Frequency Crystal (typically 32.768 kHz) positive pin.
PCNT0_S0IN	PC13	PE0	PC0	PD6				Pulse Counter PCNT0 input number 0.
PCNT0_S1IN	PC14	PE1	PC1	PD7				Pulse Counter PCNT0 input number 1.
PCNT1_S0IN	PC4	PB3						Pulse Counter PCNT1 input number 0.
PCNT1_S1IN	PC5	PB4						Pulse Counter PCNT1 input number 1.
PCNT2_S0IN	PD0	PE8						Pulse Counter PCNT2 input number 0.
PCNT2_S1IN	PD1	PE9						Pulse Counter PCNT2 input number 1.
PRS_CH0	PA0	PF3						Peripheral Reflex System PRS, channel 0.
PRS_CH1	PA1	PF4						Peripheral Reflex System PRS, channel 1.
PRS_CH2	PC0	PF5						Peripheral Reflex System PRS, channel 2.
PRS_CH3	PC1	PE8						Peripheral Reflex System PRS, channel 3.
TIM0_CC0	PA0	PA0	PF6	PD1	PA0	PF0		Timer 0 Capture Compare input / output channel 0.

# 4.5 LQFP100 Package

## Figure 4.3. LQFP100



### Note:

- 1. Datum 'T', 'U' and 'Z' to be determined at datum plane 'H'.
- 2. Datum 'D' and 'E' to be determined at seating plane datum 'Y'.
- 3. Dimension 'D1' and 'E1' do not include mold protrusions. Allowable protrusion is 0.25 per side. Dimensions 'D1' and 'E1' do include mold mismatch and are determined at datum plane datum 'H'.
- 4. Dimension 'b' does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum 'b' dimension by more than 0.08 mm. Dambar can not be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm
- 5. Exact shape of each corner is optional.



### Figure 5.2. LQFP100 PCB Solder Mask





Table 5.2. QFP100 PCB Solder Mask Dimensions (Dimensions in mm)

Symbol	Dim. (mm)
а	1.57
b	0.42
с	0.50
d	15.40
е	15.40

# **B** Contact Information

Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701

Please visit the Silicon Labs Technical Support web page: http://www.silabs.com/support/pages/contacttechnicalsupport.aspx and register to submit a technical support request.



#### Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Laboratories and "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

#### **Trademark Information**

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

### http://www.silabs.com