



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | ARM® Cortex®-M4F |
| Core Size | 32-Bit Single-Core |
| Speed | 180MHz |
| Connectivity | CANbus, CSIO, EBI/EMI, Ethernet, I²C, LINbus, SmartCard, SPI, UART/USART, USB |
| Peripherals | DMA, I²S, LVD, POR, PWM, WDT |
| Number of I/O | 121 |
| Program Memory Size | 1MB (1M x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 192K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V |
| Data Converters | A/D 24x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 144-LQFP |
| Supplier Device Package | 144-LQFP (20x20) |
| Purchase URL | https://www.e-xfl.com/product-detail/infineon-technologies/s6e2g28h0agv2000a |

2. Product Lineup

Memory Size

| Memory Type | Product Name | |
|----------------------|---|---|
| | S6E2GM6 S6E2GK6 S6E2GH6 S6E2G36 S6E2G26 | S6E2GM8 S6E2GK8 S6E2GH8 S6E2G38 S6E2G28 |
| On-chip flash memory | 512 Kbytes | 1024 Kbytes |
| On-chip | SRAM | 128 Kbytes |
| | SRAM0 | 64 Kbytes |
| | SRAM1 | 32 Kbytes |
| | SRAM2 | 32 Kbytes |

Function Availability by Part

| Description | Product Name | | | | | | | | |
|---|--|--------------------|--------------------|---|--------------------|--|--|--|--|
| | S6E2GM6 S6E2GM8 | S6E2GK6 S6E2GK8 | S6E2GH6 S6E2GH8 | S6E2G36 S6E2G38 | S6E2G26 S6E2G28 | | | | |
| CPU | Cortex-M4F, MPU, NVIC 128 ch | | | | | | | | |
| | Freq. | 180 MHz | | | | | | | |
| Power supply voltage range | 2.7 V to 5.5 V | | | | | | | | |
| USB2.0 (Device/Host) | 2 ch | | | | | | | | |
| Ethernet-MAC | 1 ch. (Max) MII: 1 ch / RMII: 1 ch (Max) | N/A | | 1ch. (Max) MII: 1 ch / RMII: 1 ch (Max) | | | | | |
| CAN | 1 ch (Max) | N/A | 1 ch (Max) | N/A | | | | | |
| SD card interface | 1 unit | | | N/A | | | | | |
| DMAC | 8 ch | | | | | | | | |
| DSTC | 256 ch | | | | | | | | |
| External bus interface | Addr: 25-bit (Max), Data: 8-/16-bit CS: 9 (Max), SRAM, NOR flash NAND flash SDRAM | | | | | | | | |
| Multi-function serial interface (UART/CSIO(SPI)/LIN/I ² C /I ² S) | 10ch (Max) ch 1, ch 4 to ch 7: FIFO, ch 0, ch 2, ch3, ch 8 to ch 15: No FIFO ch 1: I ² S | | | | | | | | |

■ Resets

- Reset requests from INITX pin
- Power on reset
- Software reset
- Watchdog timer reset
- Low-voltage detector reset
- Clock supervisor reset

Clock Supervisor (CSV)

Clocks generated by internal CR oscillators are used to supervise abnormality of the external clocks.

- External OSC clock failure (clock stop) is detected, reset is asserted.
- External OSC frequency anomaly is detected, interrupt or reset is asserted.

Low-Voltage Detector (LVD)

This Series include two-stage monitoring of voltage on the VCC pins. When the voltage falls below the voltage that has been set, the low-voltage detector function generates an interrupt or reset.

- LVD1: error reporting via interrupt
- LVD2: auto-reset operation

Low-power Consumption Mode

Six low power consumption modes are supported.

- Sleep
- Timer
- RTC
- Stop
- Deep standby RTC (selectable from with/without RAM retention)
- Deep standby stop (selectable from with/without RAM retention)

Peripheral Clock Gating

The system can reduce the current consumption of the total system with gating the operation clocks of peripheral functions not used.

Crypto Assist Function

These features are enabled for the crypto assist function.

The dedicated middleware is necessary for this calculator operation.

■ PKA (Public Key Accelerator)

- PKA (Public Key Accelerator) is modular exponentiation calculation accelerator used of RSA Public Key crypto and so on.
- Available bit length: Up to 2048-bit

■ AES calculator

- AES (Advanced Encryption Standard) calculator is a AES common key crypto accelerator which is compliant with FIPS (Federal Information Processing Standard Publication)197.
- Available key length: 128/192/256-bit
- CBC mode and ECB mode support

■ External Bus Data Scramble

- It enables to scramble input/output data of External Bus Interface.

Debug

- Serial wire JTAG debug port (SWJ-DP)
- Embedded trace macrocells (ETM) provide comprehensive debug and trace facilities.
- AHB trace macrocells (HTM)

Unique ID

Unique value of the device (41-bit) is set.

Power Supply

■ Four power supplies

- Wide range voltage: VCC = 2.7 V to 5.5 V
- Power supply for USB ch 0 I/O: USBVCC0
= 3.0 V to 3.6 V (when USB is used)
= 2.7 V to 5.5 V (when GPIO is used)
- Power supply for USB ch 1 I/O: USBVCC1
= 3.0 V to 3.6 V (when USB is used)
= 2.7 V to 5.5 V (when GPIO is used)
- Power supply for Ethernet-MAC I/O: ETHVCC
= 3.0 V to 5.5 V (when Ethernet is used.)

| Pin Number | | Pin Name | I/O Circuit Type | Pin State Type |
|------------|----------|--------------------|------------------|----------------|
| LQFP-176 | LQFP-144 | | | |
| 8 | 8 | PA6 | E | K |
| | | DTT10X_1 | | |
| | | INT00_2 | | |
| | | MADATA06_0 | | |
| 9 | 9 | PA7 | E | K |
| | | IC00_1 | | |
| | | INT02_2 | | |
| | | MADATA07_0 | | |
| | | RTCCO_1 | | |
| | | SUBOUT_1 | | |
| 10 | - | P50 | E | I |
| | | SCS72_0 | | |
| | | IC01_1 | | |
| | | TIOA8_2 | | |
| 11 | - | P51 | E | I |
| | | SCS73_0 | | |
| | | IC02_1 | | |
| | | TIOB8_2 | | |
| 12 | - | P52 | E | I |
| | | IC03_1 | | |
| | | TIOA9_2 | | |
| 13 | 10 | PA8 | I | Q |
| | | SIN7_0 | | |
| | | FRCK0_1 | | |
| | | INT02_0 | | |
| | | WKUP1 | | |
| | | MADATA08_0 | | |
| 14 | 11 | PA9 | N | I |
| | | SOT7_0 (SDA7_0) | | |
| | | AIN1_1 | | |
| | | MADATA09_0 | | |
| 15 | 12 | PAA | N | I |
| | | SCK7_0 (SCL7_0) | | |
| | | BIN1_1 | | |
| | | MADATA10_0 | | |
| 16 | 13 | PAB | E | K |
| | | SCS70_0 | | |
| | | ZIN1_1 | | |
| | | INT03_0 | | |
| | | MADATA11_0 | | |
| 17 | 14 | PAC | E | I |
| | | SCS71_0 | | |
| | | TIOB8_0 | | |
| | | MADATA12_0 | | |

| Pin Number | | Pin Name | I/O Circuit Type | Pin State Type |
|------------|----------|----------------------|------------------|----------------|
| LQFP-176 | LQFP-144 | | | |
| 141 | - | P92 | E | K |
| | | SOT5_1 (SDA5_1) | | |
| | | RTO12_1 (PPG12_1) | | |
| | | TIOB2_1 | | |
| | | INT14_1 | | |
| | | IC0_VPEN_1 | | |
| 142 | - | P93 | E | K |
| | | SCK5_1 (SCL5_1) | | |
| | | RTO13_1 (PPG13_1) | | |
| | | TIOB3_1 | | |
| | | INT15_1 | | |
| | | IC0_RST_1 | | |
| 143 | - | P94 | E | I |
| | | CTS5_1 | | |
| | | RTO14_1 (PPG14_1) | | |
| | | TIOB4_1 | | |
| | | IC0_DATA_1 | | |
| 144 | - | P95 | E | I |
| | | RTS5_1 | | |
| | | RTO15_1 (PPG15_1) | | |
| | | TIOB5_1 | | |
| | | IC0_CIN_1 | | |
| 145 | 115 | PC0 | K | V |
| | | E_RXER | | |
| 146 | 116 | PC1 | K | V |
| | | TIOB6_0 | | |
| | | E_RX03 | | |
| 147 | 117 | PC2 | K | V |
| | | TIOA6_0 | | |
| | | E_RX02 | | |
| 148 | 118 | PC3 | K | V |
| | | TIOB7_0 | | |
| | | E_RX01 | | |
| 149 | 119 | PC4 | K | V |
| | | TIOA7_0 | | |
| | | E_RX00 | | |
| 150 | 120 | PC5 | K | V |
| | | TIOB14_0 | | |
| | | E_RXDV | | |

| Module | Pin Name | Function | Pin Number | |
|--------|----------|----------------------------|------------|----------|
| | | | LQFP 176 | LQFP 144 |
| GPIO | P30 | General-purpose I/O port 3 | 24 | - |
| | P31 | | 25 | - |
| | P32 | | 26 | 21 |
| | P33 | | 27 | 22 |
| | P34 | | 28 | 23 |
| | P35 | | 31 | 26 |
| | P36 | | 32 | 27 |
| | P37 | | 33 | 28 |
| | P38 | | 34 | 29 |
| | P39 | | 35 | 30 |
| | P3A | | 36 | 31 |
| | P3B | | 37 | 32 |
| | P3C | | 38 | 33 |
| | P3D | | 39 | 34 |
| | P3E | | 40 | 35 |
| GPIO | P40 | General-purpose I/O port 4 | 46 | 38 |
| | P41 | | 47 | 39 |
| | P42 | | 48 | 40 |
| | P43 | | 49 | 41 |
| | P44 | | 50 | 42 |
| | P45 | | 51 | 43 |
| | P46 | | 55 | 47 |
| | P47 | | 56 | 48 |
| | P48 | | 60 | 50 |
| | P49 | | 61 | 51 |
| | P4A | | 62 | 52 |
| | P4B | | 63 | 53 |
| | P4C | | 64 | 54 |
| | P4D | | 65 | 55 |
| | P4E | | 66 | 56 |
| GPIO | P50 | General-purpose I/O port 5 | 10 | - |
| | P51 | | 11 | - |
| | P52 | | 12 | - |
| | P5D | | 41 | - |
| | P5E | | 42 | - |
| | P5F | | 43 | - |
| GPIO | P60 | General-purpose I/O port 6 | 172 | 140 |
| | P61 | | 171 | 139 |
| | P62 | | 170 | 138 |
| | P63 | | 169 | 137 |
| | P64 | | 168 | - |
| | P65 | | 167 | - |
| | P6E | | 166 | 136 |


| Module | Pin Name | Function | Pin Number | |
|------------------------|----------------------|--|------------|----------|
| | | | LQFP 176 | LQFP 144 |
| Multi-Function Timer 1 | DTT1X_0 | Input signal controlling waveform generator outputs RTO10 to RTO15 of Multi-Function Timer 1. | 60 | 50 |
| | DTT1X_1 | | 78 | - |
| | FRCK1_0 | 16-bit free-run timer ch 1 external clock input pin | 65 | 55 |
| | FRCK1_1 | | 79 | - |
| | IC10_0 | 16-bit input capture input pin of Multi-Function Timer 1. ICxx describes channel number. | 61 | 51 |
| | IC10_1 | | 80 | - |
| | IC11_0 | | 62 | 52 |
| | IC11_1 | | 81 | - |
| | IC12_0 | | 63 | 53 |
| | IC12_1 | | 82 | - |
| | IC13_0 | | 64 | 54 |
| | IC13_1 | | 83 | - |
| | RTO10_0 (PPG10_0) | Waveform generator output pin of Multi-Function Timer 1. This pin operates as PPG10 when it is used in PPG1 output modes. | 46 | 38 |
| | RTO10_1 (PPG10_1) | | 139 | - |
| | RTO11_0 (PPG10_0) | Waveform generator output pin of Multi-Function Timer 1. This pin operates as PPG10 when it is used in PPG1 output modes. | 47 | 39 |
| | RTO11_1 (PPG10_1) | | 140 | - |
| | RTO12_0 (PPG12_0) | Waveform generator output pin of Multi-Function Timer 1. This pin operates as PPG12 when it is used in PPG1 output modes. | 48 | 40 |
| | RTO12_1 (PPG12_1) | | 141 | - |
| | RTO13_0 (PPG12_0) | Waveform generator output pin of Multi-Function Timer 1. This pin operates as PPG12 when it is used in PPG1 output modes. | 49 | 41 |
| | RTO13_1 (PPG12_1) | | 142 | - |
| | RTO14_0 (PPG14_0) | Waveform generator output pin of Multi-Function Timer 1. This pin operates as PPG14 when it is used in PPG1 output modes. | 50 | 42 |
| | RTO14_1 (PPG14_1) | | 143 | - |
| | RTO15_0 (PPG14_0) | Waveform generator output pin of Multi-Function Timer 1. This pin operates as PPG14 when it is used in PPG1 output modes. | 51 | 43 |
| | RTO15_1 (PPG14_1) | | 144 | - |

| Module | Pin Name | Function | Pin Number | |
|------------|--|--|------------|----------|
| | | | LQFP 176 | LQFP 144 |
| Smartcard0 | IC0_VCC_0 | Smartcard ch 0 power enable output pin | 6 | 6 |
| | IC0_VCC_1 | | 140 | - |
| | IC0_VPEN_0 | | 5 | 5 |
| | IC0_VPEN_1 | | 141 | - |
| | IC0_RST_0 | | 4 | 4 |
| | IC0_RST_1 | | 142 | - |
| | IC0_CIN_0 | | 2 | 2 |
| | IC0_CIN_1 | | 144 | - |
| | IC0_CLK_0 | | 7 | 7 |
| | IC0_CLK_1 | | 139 | - |
| Smartcard1 | IC1_VCC_0 | Smartcard ch 1 power enable output pin | 95 | 79 |
| | IC1_VCC_1 | | 79 | - |
| | IC1_VPEN_0 | | 96 | 80 |
| | IC1_VPEN_1 | | 80 | - |
| | IC1_RST_0 | | 97 | 81 |
| | IC1_RST_1 | | 81 | - |
| | IC1_CIN_0 | | 99 | 83 |
| | IC1_CIN_1 | | 83 | - |
| | IC1_CLK_0 | | 94 | 78 |
| | IC1_CLK_1 | | 78 | - |
| IC1_DATA_0 | Smartcard ch 1 serial interface data I/O pin | Smartcard ch 1 serial interface data I/O pin | 98 | 82 |
| | | | 82 | - |

| Module | Pin Name | Function | Pin Number | |
|--------------|----------|---|------------|----------|
| | | | LQFP 176 | LQFP 144 |
| Reset | INITX | External reset Input pin A reset is valid when INITX = L. | 57 | 49 |
| Mode | MD1 | Mode 1 pin During serial programming to flash memory, MD1 = L must be input. | 84 | 68 |
| | MD0 | Mode 0 pin During normal operation, MD0 = L must be input. During serial programming to flash memory, MD0 = H must be input. | 85 | 69 |
| Power | VCC | Power supply pin | 1 | 1 |
| | | | 29 | 24 |
| | | | 45 | 37 |
| | | | 54 | 46 |
| | | | 89 | 73 |
| | | | 133 | 109 |
| | USBVCC0 | 3.3V power supply port for USB I/O | 173 | 141 |
| | USBVCC1 | | 129 | 105 |
| | ETHVCC | Power supply pin for Ethernet I/O | 156 | 126 |
| GND | VSS | GND pin | 30 | 25 |
| | | | 44 | 36 |
| | | | 53 | 45 |
| | | | 88 | 72 |
| | | | 132 | 108 |
| | | | 157 | 127 |
| | | | 176 | 144 |
| Clock | X0 | Main clock (oscillation) input pin | 86 | 70 |
| | X1 | Main clock (oscillation) I/O pin | 87 | 71 |
| | X0A | Sub clock (oscillation) input pin | 55 | 47 |
| | X1A | Sub clock (oscillation) I/O pin | 56 | 48 |
| | CROUT_0 | Built-in high-speed CR-oscillation clock output port | 127 | 103 |
| | CROUT_1 | | 152 | 122 |
| Analog power | AVCC | A/D converter and D/A converter analog power-supply pin | 90 | 74 |
| | AVRL | A/D converter analog reference voltage input pin | 92 | 76 |
| | AVRH | A/D converter analog reference voltage input pin | 93 | 77 |
| Analog GND | AVSS | A/D converter and D/A converter GND pin | 91 | 75 |
| C pin | C | Power supply stabilization capacity pin | 52 | 44 |

Note:

- While this device contains a Test Access Port (TAP) based on the IEEE 1149.1-2001 JTAG standard, it is not fully compliant to all requirements of that standard. This device may contain a 32-bit device ID that is the same as the 32-bit device ID in other devices with different functionality. The TAP pins may also be configurable for purposes other than access to the TAP controller.

Memory Map (2)


*: See S6E2GM/GK/GH/G3/G2 Series Flash Programming Manual to confirm the detail of flash Memory.

| Pin Status Type | Function Group | Power-On Reset or Low-Voltage Detection State | INITX Input State | Device Internal Reset State | Run mode or Sleep mode State | Timer mode, RTC mode, or Stop mode State | Deep Standby RTC mode or Deep Standby Stop mode State | Return from Deep Standby mode State |
|-----------------|------------------------------------|---|--|--|--|--|---|--|
| | | Power Supply Unstable | Power Supply Stable | | Power Supply Stable | Power Supply Stable | | Power Supply Stable |
| | | - | INITX=0 | INITX=1 | INITX=1 | INITX=1 | | INITX=1 |
| | | - | - | - | - | SPL=0 | SPL=1 | SPL=0 |
| O | Analog input selected | Hi-Z | Hi-Z/internal input fixed at 0/ analog input enabled | Hi-Z/internal input fixed at 0/ analog input enabled | Hi-Z/internal input fixed at 0/ analog input enabled | Hi-Z/internal input fixed at 0/ analog input enabled | Hi-Z/internal input fixed at 0/ analog input enabled | Hi-Z/internal input fixed at 0/ analog input enabled |
| | Trace selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Trace output | GPIO selected, internal input fixed at 0 | Hi-Z/internal input fixed at 0 |
| | External interrupt enable selected | | | | | Maintain previous state | | |
| | Resource other than above selected | | | | | Hi-Z/internal input fixed at 0 | | |
| P | Analog input selected | Hi-Z | Hi-Z/internal input fixed at 0/ analog input enabled | Hi-Z/internal input fixed at 0/ analog input enabled | Hi-Z/internal input fixed at 0/ analog input enabled | Hi-Z/internal input fixed at 0/ analog input enabled | Hi-Z/internal input fixed at 0/ analog input enabled | Hi-Z/internal input fixed at 0/ analog input enabled |
| | WKUP enabled | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | WKUP input enabled | Hi-Z/WKUP input enabled |
| | Resource other than above selected | | | | | Hi-Z/internal input fixed at 0 | GPIO selected, internal input fixed at 0 | Hi-Z/internal input fixed at 0 |
| | GPIO selected | | | | | | | GPIO selected |

| Pin Status Type | Function Group | Power-On Reset or Low-Voltage Detection State | INITX Input State | Device Internal Reset State | Run mode or Sleep mode State | Timer mode, RTC mode, or Stop mode State | Deep Standby RTC mode or Deep Standby Stop mode State | Return from Deep Standby mode State | |
|-----------------|--|---|---------------------------------|---------------------------------|--|--|---|-------------------------------------|--------------------------------|
| | | Power Supply Unstable | Power Supply Stable | | Power Supply Stable | Power Supply Stable | | Power Supply Stable | |
| | | - | INITX=0 | INITX=1 | INITX=1 | INITX=1 | | INITX=1 | |
| | | - | - | - | - | SPL=0 | SPL=1 | SPL=0 | |
| W | Ethernet input/output selected ^{*4} | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | GPIO selected, internal input fixed at 0 | Hi-Z/internal input fixed at 0 | |
| | External interrupt enable selected | | | | | Hi-Z/internal input fixed at 0 | | | |
| | Resource other than above selected | Hi-Z | Hi-Z/ input enabled | Hi-Z/ input enabled | Maintain previous state | Maintain previous state | GPIO selected, internal input fixed at 0 | Hi-Z/internal input fixed at 0 | |
| | GPIO selected | | | | | Hi-Z/internal input fixed at 0 | | | |
| S | GPIO selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | GPIO selected, internal input fixed at 0 | Hi-Z/internal input fixed at 0 | GPIO selected |
| | Sub crystal oscillator input pin/ external main clock input selected | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input Enabled |
| T | GPIO selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | GPIO selected, internal input fixed at 0 | Hi-Z/internal input fixed at 0 | GPIO selected |
| | External main clock input selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Hi-Z/internal input fixed at 0 | Maintain previous state | Hi-Z/internal input fixed at 0 |
| | Sub crystal oscillator output pin | Hi-Z/ internal input fixed at 0/ or input enabled | Hi-Z/ internal input fixed at 0 | Hi-Z/ internal input fixed at 0 | Maintain previous state while oscillator active/ When oscillation stops ^{*5} , it will be Hi-Z/ Internal input fixed at 0 | | | | |

Table 12-2 Typical and Maximum Current Consumption in Normal Operation (PLL), Code with Data Accessing Running from Flash Memory (Flash Accelerator Mode and Trace Buffer Function Disabled)

| Parameter | Symbol | Pin Name | Conditions | Frequency ^{*4} | Value | | Unit | Remarks |
|----------------------|-----------------|-----------------|------------------------------------|-------------------------|-------------------|-------------------|------|---------|
| | | | | | Typ ^{*1} | Max ^{*2} | | |
| Power supply current | I _{CC} | V _{CC} | Normal operation *7,*8 (PLL) | *5 | 180 MHz | 82 | 140 | mA |
| | | | | | 160 MHz | 74 | 132 | mA |
| | | | | | 144 MHz | 68 | 126 | mA |
| | | | | | 120 MHz | 58 | 116 | mA |
| | | | | | 100 MHz | 49 | 107 | mA |
| | | | | | 80 MHz | 40 | 98 | mA |
| | | | | | 60 MHz | 31 | 89 | mA |
| | | | | | 40 MHz | 22 | 80 | mA |
| | | | | | 20 MHz | 13 | 71 | mA |
| | | | | | 8 MHz | 7.5 | 65 | mA |
| | | | | | 4 MHz | 5.6 | 63 | mA |
| | | | | *6 | 180 MHz | 48 | 106 | mA |
| | | | | | 160 MHz | 44 | 102 | mA |
| | | | | | 144 MHz | 41 | 99 | mA |
| | | | | | 120 MHz | 35 | 93 | mA |
| | | | | | 100 MHz | 30 | 88 | mA |
| | | | | | 80 MHz | 25 | 83 | mA |
| | | | | | 60 MHz | 20 | 78 | mA |
| | | | | | 40 MHz | 14 | 72 | mA |
| | | | | | 20 MHz | 8.7 | 66 | mA |
| | | | | | 8 MHz | 5.6 | 63 | mA |
| | | | | | 4 MHz | 4.5 | 62 | mA |

1: T_A = +25 °C, V_{CC} = 3.3 V

2: T_J = +125 °C, V_{CC} = 5.5 V

3: When all ports are input and are fixed at 0

4: Frequency is a value of HCLK when PCLK0 = PCLK1 = PCLK2 = HCLK

5: When stopping flash accelerator mode and trace buffer function (FRWTR.RWT = 11, FBFCR.BE = 0)

6: When stopping flash accelerator mode and trace buffer function (FRWTR.RWT = 10, FBFCR.BE = 0)

7: With data access to a MainFlash memory.

8: When using the crystal oscillator of 4 MHz (including the current consumption of the oscillation circuit)

12.4 AC Characteristics


12.4.1 Main Clock Input Characteristics


($V_{CC} = AV_{CC} = 2.7V$ to $5.5V$, $V_{SS} = AV_{SS} = 0V$, $T_A = -40^{\circ}C$ to $+105^{\circ}C$)

| Parameter | Symbol | Pin Name | Conditions | Value | | Unit | Remarks |
|--|---------------------|----------|---------------------------------------|-------|-----|------|--------------------------------------|
| | | | | Min | Max | | |
| Input frequency | f_{CH} | X0, X1 | $V_{CC} \geq 4.5V$ | 4 | 48 | MHz | When crystal oscillator is connected |
| | | | $V_{CC} < 4.5V$ | 4 | 20 | | |
| | | | $V_{CC} \geq 4.5V$ | 4 | 48 | MHz | When using external clock |
| | | | $V_{CC} < 4.5V$ | 4 | 20 | | |
| Input clock cycle | t_{CYLH} | | $V_{CC} \geq 4.5V$ | 20.83 | 250 | ns | When using external clock |
| | | | $V_{CC} < 4.5V$ | 50 | 250 | | |
| Input clock pulse width | - | | P_{WH}/t_{CYLH} , P_{WL}/t_{CYLH} | 45 | 55 | % | When using external clock |
| Input clock rise time and fall time | t_{CF} , t_{CR} | | - | - | 5 | ns | When using external clock |
| Internal operating clock * ¹ frequency | f_{CC} | - | - | - | 180 | MHz | Base clock (HCLK/FCLK) |
| | f_{CP0} | - | - | - | 90 | MHz | APB0bus clock * ² |
| | f_{CP1} | - | - | - | 180 | MHz | APB1bus clock * ² |
| | f_{CP2} | - | - | - | 90 | MHz | APB2bus clock * ² |
| Internal operating clock * ¹ cycle time | t_{CYCC} | - | - | 5.56 | - | ns | Base clock (HCLK/FCLK) |
| | t_{CYCP0} | - | - | 11.1 | - | ns | APB0bus clock * ² |
| | t_{CYCP1} | - | - | 5.56 | - | ns | APB1bus clock * ² |
| | t_{CYCP2} | - | - | 11.1 | - | ns | APB2bus clock * ² |

1: For more information about each internal operating clock, see Chapter 2-1: Clock in FM4 Family Peripheral Manual Main Part (002-04856).

2: For more about each APB bus to which each peripheral is connected, see 1. S6E2G Series Block Diagram in this data sheet.






12.4.11 Base Timer Input Timing

Timer Input Timing

($V_{CC} = 2.7V$ to $5.5V$, $V_{SS} = 0V$)


| Parameter | Symbol | Pin Name | Conditions | Value | | Unit | Remarks |
|-------------------|-------------------------|---|------------|--------|-----|------|---------|
| | | | | Min | Max | | |
| Input pulse width | t_{TIWH} , t_{TIWL} | TIOAn/TIOBn (when using as ECK, TIN) | - | 2tCYCP | - | ns | |



Trigger Input Timing



($V_{CC} = 2.7V$ to $5.5V$, $V_{SS} = 0V$)

| Parameter | Symbol | Pin Name | Conditions | Value | | Unit | Remarks |
|-------------------|-------------------------|-------------------------------------|------------|--------|-----|------|---------|
| | | | | Min | Max | | |
| Input pulse width | t_{TRGH} , t_{TRGL} | TIOAn/TIOBn (when using as TGIN) | - | 2tCYCP | - | ns | |



Note:

- t_{CYCP} indicates the APB bus clock cycle time. For more information about the APB bus number to which the base timer is connected, see 1. S6E2G Series Block Diagram in this data sheet.




High-Speed Synchronous Serial (SPI = 1, SCINV = 0)
 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$


| Parameter | Symbol | Pin Name | Conditions | $V_{CC} < 4.5 \text{ V}$ | | $V_{CC} \geq 4.5 \text{ V}$ | | Unit |
|---------------------------------|-------------|------------|-----------------------------------|--------------------------|------|-----------------------------|------|------|
| | | | | Min | Max | Min | Max | |
| Serial clock cycle time | t_{SCYC} | SCKx | Internal shift clock operation | 4 t_{CYCP} | - | 4 t_{CYCP} | - | ns |
| SCK \uparrow →SOT delay time | t_{SHOVI} | SCKx, SOTx | | - 10 | + 10 | - 10 | + 10 | ns |
| SIN→SCK \downarrow setup time | t_{IVSLI} | SCKx, SINx | | 14 | - | 12.5 | - | ns |
| SCK \downarrow →SIN hold time | t_{SLIXI} | SCKx, SINx | | 12.5* | - | - | - | ns |
| SOT→SCK \downarrow delay time | t_{SOVLI} | SCKx, SOTx | | 5 | - | 5 | - | ns |
| Serial clock L pulse width | t_{SLSH} | SCKx | | 2 t_{CYCP} - 10 | - | 2 t_{CYCP} - 10 | - | ns |
| Serial clock H pulse width | t_{SHSL} | SCKx | External shift clock operation | 2 t_{CYCP} - 5 | - | 2 t_{CYCP} - 5 | - | ns |
| SCK \uparrow →SOT delay time | t_{SHOVE} | SCKx, SOTx | | t_{CYCP} + 10 | - | t_{CYCP} + 10 | - | ns |
| SIN→SCK \downarrow setup time | t_{IVSLE} | SCKx, SINx | | - | 15 | - | 15 | ns |
| SCK \downarrow →SIN hold time | t_{SLIXE} | SCKx, SINx | | 5 | - | 5 | - | ns |
| SCK fall time | t_F | SCKx | | 5 | - | 5 | - | ns |
| SCK rise time | t_R | SCKx | | - | 5 | - | 5 | ns |

Notes:

- The above characteristics apply to CLK synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time. For more information about the APB bus number to which the multi-function serial is connected, see 1. S6E2G Series Block Diagram in this data sheet.
- These characteristics only guarantee the following pins:
 - No chip select: SIN4_0, SOT4_0, SCK4_0
 - Chip select: SIN6_0, SOT6_0, SCK6_0, SCS60_0, SCS61_0, SCS62_0, SCS63_0
- When the external load capacitance $C_L = 30 \text{ pF}$. (for *, when $C_L = 10 \text{ pF}$)



MS bit = 0



MS bit = 1

*: Changes when writing to TDR register

When Using High-Speed Synchronous Serial Chip Select (SCINV = 1, CSLVL = 1)
 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

| Parameter | Symbol | Conditions | $V_{CC} < 4.5 \text{ V}$ | | $V_{CC} \geq 4.5 \text{ V}$ | | Unit |
|---|-------------------|--------------------------------|---|---|---|---|------|
| | | | Min | Max | Min | Max | |
| SCS \downarrow →SCK \downarrow setup time | t _{CSSI} | Internal shift clock operation | ([*] 1)-20 | ([*] 1)+0 | ([*] 1)-20 | ([*] 1)+0 | ns |
| SCK \uparrow →SCS \uparrow hold time | t _{CSHI} | | ([*] 2)+0 | ([*] 2)+20 | ([*] 2)+0 | ([*] 2)+20 | ns |
| SCS deselect time | t _{CSDI} | | ([*] 3)-20 +5t _{CYCP} | ([*] 3)+20 +5t _{CYCP} | ([*] 3)-20 +5t _{CYCP} | ([*] 3)+20 +5t _{CYCP} | ns |
| SCS \downarrow →SCK \uparrow setup time | t _{CSSS} | External shift clock operation | 3t _{CYCP} +15 | - | 3t _{CYCP} +15 | - | ns |
| SCK \uparrow →SCS \uparrow hold time | t _{CSHS} | | 0 | - | 0 | - | ns |
| SCS deselect time | t _{CSDS} | | 3t _{CYCP} +15 | - | 3t _{CYCP} +15 | - | ns |
| SCS \downarrow →SOT delay time | t _{DSE} | | - | 25 | - | 25 | ns |
| SCS \uparrow →SOT delay time | t _{DEE} | | 0 | - | 0 | - | ns |

(*1): CSSU bit value×serial chip select timing operating clock cycle [ns]

(*2): CSHD bit value×serial chip select timing operating clock cycle [ns]

(*3): CSDS bit value×serial chip select timing operating clock cycle [ns]

Notes:

- t_{CYCP} indicates the APB bus clock cycle time. For more information about the APB bus number to which the multi-function serial is connected, see 1. S6E2G Series Block Diagram in this data sheet.
- For more information about CSSU, CSHD, CSDS, and the serial chip select timing operating clock, see FM4 Family Peripheral Manual Main Part (002-04856).
- When the external load capacitance $C_L = 30 \text{ pF}$.

