



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	180MHz
Connectivity	CANbus, CSIO, EBI/EMI, Ethernet, I ² C, LINbus, SmartCard, SPI, UART/USART, USB
Peripherals	DMA, I ² S, LVD, POR, PWM, WDT
Number of I/O	153
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	192K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 32x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP
Supplier Device Package	176-LQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/s6e2g28j0agv2000a



3. Package-Dependent Features

All S6E2G Series of parts are available in both 144-pin LQFP and 176-pin LQFP.

		Base Part Number S6E2G						
Description		Packag	e Suffix					
	H0A	нна*	J0A	JHA*				
LQFP: (0.5 mm pitch)	144	pins	176 pins					
I/O Ports	121 pir	121 pins (Max) 153 pins (Max)						
12-bit ADC converter	24 (3	24 (3 units)		3 units)				
Crypto Assist Function	_	Yes	_	Yes				

^{*}HHA and JHA parts have the Crypto Assist Function built in. HHA and JHA options are not available for the S6E2GH or S6E2G3 parts. The HHA and JHA options are available on the S6E2GM, S6E2GK, and S6E2G2 parts.

Notes:

- For an explicit list of part numbers and the feature differences among them, see 13. Ordering Information
- See 14. Package Dimensions for detailed information on each package.



Pin N	umber	D' N	1/0	Pin State
LQFP-176	LQFP-144	Pin Name	Circuit Type	Туре
		P21		
		ADTG_4		
127	103	SIN0_0	1	K
		INT27_0		
		CROUT_0		
		P20		
128	104	NMIX	1	F
		WKUP0		
129	105	USBVCC1	-	-
120	106	P82		D
130	106	UDM1	Н	R
131	107	P83	Н	R
131	107	UDP1		K
132	108	VSS	-	-
133	109	VCC	-	-
134	110	P00	Е	G
134	110	TRSTX		G
	111	P01		
135		TCK	E	G
		SWCLK		
136	112	P02	Е	G
130	112	TDI	_	G
		P03		
137	113	TMS	E	G
		SWDIO		
		P04		
138	114	TDO	E	G
		SWO		
		P90		
		RTO10_1		
139	-	(PPG10_1)	E	K
		TIOB0_1	_	
		INT12_1		
		IC0_CLK_1		
		P91		
140	- [SIN5_1 RTO11_1		
		(PPG11_1)	E	К
		TIOB1_1		
		INT13_1		
		IC0_VCC_1		



	D' N	-	Pin N	umber
Module	Pin Name	Function	LQFP 176	LQFP 144
	TIOA15_0	Bass Timer of 45 TIOA nin	155	125
Base Timer	TIOA15_1	Base Timer ch 15 TIOA pin	58	-
15	TIOB15_0	Rose times of 15 TIOP nin	154	124
	TIOB15_1	Base timer ch 15 TIOB pin	59	-
	TX0_0		101	85
	TX0_1	CAN interface ch 0 TX output pin	25	-
CANO	TX0_2		59	-
CAN 0	RX0_0		100	84
	RX0_1	CAN interface ch 0 RX input pin	24	-
	RX0_2		58	-
	SWCLK	Serial wire debug interface clock input pin	135	111
	SWDIO	Serial wire debug interface data input/output pin	137	113
	SWO	Serial wire viewer output pin	138	114
	TCK	JTAG test clock input pin	135	111
	TDI	JTAG test data input pin	136	112
	TDO	JTAG debug data output pin	138	114
	TMS	JTAG test mode state input/output pin	137	113
	TRACECLK	Trace CLK output pin of ETM/HTM	114	90
	TRACED0		98	82
	TRACED1	Trace data output pin of ETM/	99	83
	TRACED2	Trace data output pin of HTM	100	84
Debugger	TRACED3		101	85
333	TRACED4		106	86
	TRACED5		107	87
	TRACED6		108	88
	TRACED7		109	89
	TRACED8		102	ı
	TRACED9	Trace data output pin of HTM	103	-
	TRACED10	Trace data output piri or mini	104	•
	TRACED11		105	-
	TRACED12		110	1
	TRACED13		111	-
	TRACED14		112	-
	TRACED15		113	-
	TRSTX	JTAG test reset Input pin	134	110



Module	Pin Name	Function	Pin N	umber
Wiodule	Fill Name	Tunction	LQFP 176	LQFP 144
	MADATA00_0		2	2
	MADATA01_0		3	3
	MADATA02_0		4	4
	MADATA03_0		5	5
	MADATA04_0		6	6
	MADATA05_0		7	7
	MADATA06_0		8	8
	MADATA07_0	External bus interface data bus	9	9
	MADATA08_0	(address/data multiplex bus)	13	10
	MADATA09_0		14	11
	MADATA10_0		15	12
	MADATA11_0		16	13
	MADATA12_0		17	14
	MADATA13_0		18	15
	MADATA14_0		19	16
	MADATA15_0		20	17
	MDQM0_0	External bus interface byte mask signal	21	18
	MDQM1_0	output pin	22	19
	MALE_0	External bus interface address latch enable output signal for multiplex	171	139
External bus	MRDY_0	External bus interface external RDY input signal	68	58
545	MCLKOUT_0	External bus interface external clock output pin	23	20
	MNALE_0	External bus interface ALE signal to control NAND flash output pin	97	81
	MNCLE_0	External bus interface CLE signal to control NAND flash output pin	96	80
	MNREX_0	External bus interface read enable signal to control NAND flash	94	78
	MNWEX_0	External bus interface write enable signal to control NAND flash	95	79
	MOEX_0	External bus interface read enable signal for SRAM	169	137
	MWEX_0	External bus interface write enable signal for SRAM	170	138
	MSDCLK_0	SDRAM interface SDRAM clock output pin	65	55
	MSDCKE_0	SDRAM interface SDRAM clock enable pin	64	54
	MRASX_0	SDRAM interface SDRAM row active strobe pin	60	50
	MCASX_0	SDRAM interface SDRAM column active strobe pin	61	51
	MSDWEX_0	SDRAM interface SDRAM write enable pin	62	52




Module	Pin Name	Pin Name Function		umber
Wodule	Fili Name	Tunction	LQFP 176	LQFP 144
	P00		134	110
	P01		135	111
	P02		136	112
	P03	General-purpose I/O port 0	137	113
	P04	General-purpose 1/O port o	138	114
	P08		21	18
	P09		22	19
	P0A		23	20
	P10		94	78
	P11		95	79
	P12		96	80
	P13		97	81
	P14		98	82
	P15		99	83
	P16		100	84
	P17	0 - 1 - 1 1 1 1 1 1 1 1 1	101	85
	P18	General-purpose I/O port 1	106	86
GPIO	P19	1	107	87
	P1A		108	88
	P1B		109	89
	P1C		114	90
	P1D		115	91
	P1E		116	92
	P1F		117	93
	P20		128	104
	P21		127	103
	P22		126	102
	P23		125	101
	P24		124	100
	P25	General-purpose I/O port 2	123	99
	P26	_	122	98
	P27		121	97
	P28		120	96
	P29		119	95
	P2A	1	118	94



Madula	Din Name	Function	Pin N	umber
Module	Pin Name	Function	LQFP 176	LQFP 144
	P30		24	-
	P31		25	-
	P32		26	21
	P33		27	22
	P34		28	23
	P35		31	26
	P36		32	27
	P37	General-purpose I/O port 3	33	28
	P38		34	29
	P39		35	30
	P3A		36	31
	P3B		37	32
	P3C		38	33
	P3D		39	34
	P3E		40	35
	P40		46	38
	P41		47	39
	P42		48	40
	P43		49	41
	P44		50	42
	P45		51	43
GPIO	P46	General-purpose I/O port 4	55	47
	P47		56	48
	P48	_	60	50
	P49		61	51
	P4A		62	52
	P4B		63	53
	P4C		64	54
	P4D		65	55
	P4E		66	56
	P50		10	-
	P51		11	-
	P52		12	-
	P5D	General-purpose I/O port 5	41	-
	P5E		42	-
	P5F		43	-
	P60		172	140
	P61		171	139
	P62		170	138
	P63	General-purpose I/O port 6	169	137
	P64		168	-
	P65		167	-
	P6E	†	166	136




7. I/O Circuit Type





Using an External Clock

When using an external clock as an input of the main clock, set X0/X1 to the external clock input, and input the clock to X0. X1(PE3) can be used as a general-purpose I/O port. Similarly, when using an external clock as an input of the sub clock, set X0A/X1A to the external clock input and input the clock to X0A. X1A (P47) can be used as a general-purpose I/O port.




Handling When Using Multi-Function Serial Pin as I²C Pin

If the application uses the multi-function serial pin as an I²C pin, the P-channel transistor of the digital output must be disabled. I²C pins need to conform to electrical limitations like other pins, however, and avoid connecting to live external systems with the MCU power off.

C Pin

Devices in this series contain a regulator. Be sure to connect a smoothing capacitor (C_s) for the regulator between the C pin and the GND pin. Please use a ceramic capacitor or a capacitor of equivalent frequency characteristics as a smoothing capacitor. Some laminated ceramic capacitors have a large capacitance variation due to thermal fluctuation. Please select a capacitor that meets the specifications in the operating conditions to use by evaluating the temperature characteristics of the device. A smoothing capacitor of about 4.7 μ F would be recommended for this series.



Mode Pins (MD0)

Connect the MD pin (MD0) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistance stays low, the distance between the mode pins and VCC pins or VSS pins is as short as possible, and the connection impedance is low when the pins are pulled up/down such as for switching the pin level and rewriting the flash memory data. This is important to prevent the device from erroneously switching to test mode as a result of noise.

Document Number: 001-98708 Rev *C



Start Address	End Address	Bus	Peripherals
0x4004_0000	0x4004_FFFF		USB ch 0
0x4005_0000	0x4005_FFFF	1	USB ch 1
0x4006_0000	0x4006_0FFF	1	DMAC register
0x4006_1000	0x4006_1FFF	1	DSTC register
0x4006_2000	0x4006_2FFF	1	CAN ch 0
0x4006_3000	0x4006_3FFF	AHB	Reserved
0x4006_4000	0x4006_5FFF	АПБ	Ethernet-MAC ch 0
0x4006_6000	0x4006_6FFF	1	Ethernet-MAC setting register
0x4006_7000	0x4006_DFFF	1	Reserved
0x4006_E000	0x4006_EFFF	1	SD card I/F
0x4006_F000	0x4006_FFFF		GPIO
0x4007_0000	0x41FF_FFFF		Reserved



Status Type	Function Group	Power-On Reset or Low- Voltage Detection State	INITX Input State	Device Internal Reset State	Run mode or Sleep mode State	RTC m	Timer mode, RTC mode, or Stop mode State		indby RTC eep Standby ode State	Return from Deep Standby mode State
Pin S		Power Supply Unstable		Supply ble	Power Supply Stable		Power Supply Stable		Supply able	Power Supply Stable
		-	INITX=0	INITX=1	INITX=1	INI	ΓX=1	INI	ΓX=1	INITX=1
		-	-	-	-	SPL=0	SPL=1	SPL=0	SPL=1	-
	Analog output selected					*2	*3			
J	External interrupt enable selected	Hi-Z	Hi-Z/	Hi-Z/	Maintain previous	state		GPIO selected, internal input	Hi-Z/internal input fixed	GPIO selected
	Resource other than above selected		enabled	enabled	state	Maintain previous state Hi-Z/internal input fixed	fixed at 0	at 0		
	GPIO selected						at 0			
	External interrupt enable selected	Setting disabled	Setting disabled	Setting disabled			Maintain previous state	GPIO		
К	Resource other than above selected	Hi-Z	Hi-Z/ input	Hi-Z/ input	Maintain previous state	input fixe	Hi-Z/internal input fixed	selected, internal input fixed at 0	Hi-Z/internal input fixed at 0	GPIO selected
	GPIO selected		enabled	enabled			at 0			
L	Analog input selected	Hi-Z	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled
	Resource other than above selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z/internal input fixed at 0	GPIO selected, internal input fixed	Hi-Z/internal input fixed at 0	GPIO selected
	GPIO selected				Sidio	Cidio	u. 0	at 0	α. σ	



Pin Status Type	Function Group	Power-On Reset or Low- Voltage Detection State	INITX Input State	Device Internal Reset State	Run mode or Sleep mode State	Timer mode, RTC mode, or Stop mode State		mode or De	andby RTC eep Standby ode State	Return from Deep Standby mode State
Pin St		Power Supply Unstable		Supply ble	Power Supply Stable		Power Supply Stable		Supply able	Power Supply Stable
		-	INITX=0	INITX=1	INITX=1	INI	ΓX=1	INI ⁻	TX=1	INITX=1
		-	-	-	-	SPL=0	SPL=1	SPL=0	SPL=1	-
	WKUP enabled	Cattian	Cattina	Cattina			Maintain	WKUP input enabled	Hi-Z/ WKUP input enabled	WKUP input enabled
	External interrupt enable selected	Setting disabled	Setting disabled	Setting disabled	Maintain	Maintain	previous state	GPIO		
Q	Resource other than above selected	Hi-Z	Hi-Z/ input enabled	Hi-Z/ input enabled	previous previous state	Hi-Z/internal input fixed at 0	selected, internal input -Z/internal fixed at 0		GPIO selected	
	GPIO selected									
	GPIO selected	Hi-Z	Hi-Z/ input enabled	Hi-Z/ input enabled	Maintain previous state	Maintain previous state	Hi-Z/internal input fixed at 0	GPIO selected, internal input fixed at 0	Hi-Z/internal input fixed at 0	GPIO selected
R	USB I/O pin	Setting disabled	Setting disabled	Setting disabled	Hi-Z at trans- mission/ input enabled/ internal input fixed at 0 at reception	Hi-Z at trans- mission/ input enabled/ internal input fixed at 0 at reception	Hi-Z at trans- mission/ input enabled/ internal input fixed at 0 at reception	Hi-Z/ input enabled	Hi-Z/ input enabled	Hi-Z/ input enabled
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z/internal input fixed at 0	GPIO selected, internal input fixed at 0	Hi-Z/internal input fixed at 0	GPIO selected
S	Sub crystal oscillator input pin/ external main clock input selected	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input Enabled



Table 12-4 Typical and Maximum Current Consumption in Normal Operation (Other than PLL), Code with Data Accessing Running from Flash Memory (Flash 0 Wait-Cycle Mode and Read Access 0 Wait)

	0 1 1	Pin	0 !!!!		- 4	Va	alue	11.74	B I						
Parameter	Symbol	Name	Conditions		Frequency*4	Typ*1	Max*2	Unit	Remarks						
				Normal operation *6, *7	*5	4 MHz	4.3	62	mA	*3 When all peripheral clocks are on					
			(main oscillation)	J	7 1/11/2	3.7	61	mA	*3 When all peripheral clocks are off						
			Normal operation	*5	4 MHz	3.5	61	mA	*3 When all peripheral clocks are on						
Power supply	Icc	Icc VCC	(built-in High-speed CR)			2.9	60	mA	*3 When all peripheral clocks are off						
current									Normal operation			0.47	58	mA	*3 When all peripheral clocks are on
						*6, *8 (sub oscillation)	*5	32 kHz	0.46	58	mA	*3 When all peripheral clocks are off			
			Normal operation	*5		0.51	58	mA	*3 When all peripheral clocks are on						
			*6 (built-in low-speed CR)		100 kHz	0.50	58	mA	*3 When all peripheral clocks are off						

^{1:} $T_A = +25 \, ^{\circ}C$, $V_{CC} = 3.3 \, V$

^{2:} $T_J = +125$ °C, $V_{CC} = 5.5$ V

^{3:} When all ports are input and are fixed at 0

^{4:} Frequency is a value of HCLK when PCLK0 = PCLK1 = PCLK2 = HCLK/2

^{5:} When operating flash 0 wait-cycle mode and read access 0 wait (FRWTR.RWT = 00, FBFCR.SD = 000)

^{6:} With data access to a MainFlash memory.

^{7:} When using the crystal oscillator of 4 MHz (including the current consumption of the oscillation circuit)

^{8:} When using the crystal oscillator of 32 kHz (including the current consumption of the oscillation circuit)



12.4.4 Operating Conditions of Main PLL (in the Case of Using Main Clock for Input Clock of PLL)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Cumbal		Value		Unit	Remarks
Parameter	Symbol	Min	Тур	Max	Unit	Remarks
PLL oscillation stabilization wait time*1 (lock up time)	tLOCK	100	-	-	μs	
PLL input clock frequency	f _{PLLI}	4	-	16	MHz	
PLL multiplication rate	-	13	-	100	multiplier	
PLL macro oscillation clock frequency	f _{PLLO}	200	-	400	MHz	
Main PLL clock frequency*2	fclkpll	-	-	180	MHz	

^{1:} Time from when the PLL starts operating until the oscillation stabilizes

12.4.5 Operating Conditions of USB/Ethernet PLL (in the Case of Using Main Clock for Input Clock of PLL)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Davamatar	Symbol	Value			l lm!4	Domonico	
Parameter		Min	Тур	Max	Unit	Remarks	
PLL oscillation stabilization wait time*1 (lock up time)	t _{LOCK}	100	-	-	μs		
PLL input clock frequency	f _{PLLI}	4	-	16	MHz		
PLL multiplication rate	-	13	-	100	multiplier		
PLL macro oscillation clock frequency	f _{PLLO}	200	-	400	MHz	USB/Ethernet	
USB/Ethernet clock frequency *2	fclkpll	-	-	50	MHz	After the M frequency division	

^{1:} Time from when the PLL starts operating until the oscillation stabilizes

Document Number: 001-98708 Rev *C

^{2:} For more information about Main PLL clock (CLKPLL), see Chapter 2-1: Clock in FM4 Family Peripheral Manual Main Part (002-04856).

^{2:} For more information about USB/Ethernet clock, see Chapter 2-2: USB/Ethernet Clock Generation in FM4 Family Peripheral Manual Communication Macro Part (002-04862).




Multiplexed Bus Access Asynchronous SRAM Mode

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Pin Name	Conditions	Va	alue	Unit	Remarks
				Min	Max		
Multiplexed address delay time	tale-CHMADV	MALE,	-	0	10	ns	
Multiplexed address hold time	tchmadh	MAD[24: 0]	-	MCLK×n+0	MCLK×n+10	ns	

Note:

- When the external load capacitance $C_L = 30 \text{ pF}$ (m = 0 to 15, n = 1 to 16)







External Ready Input Timing


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Pin Name	Conditions	Va	11 14	Domorko	
				Min	Max	Unit	Remarks
MCLK↑ MRDY input setup time	t rdyi	MCLK, MRDY	-	19	-	ns	

























RMII Receiving (100 Mbps/10 Mbps)

(ETHVcc = 3.0V to 3.6V, 4.5V to 5.5V, V_{SS} = 0V, C_L = 25 pF)

Bananatan	0	Dia Nama	O and distance	Value		1114	
Parameter	Symbol	Pin Name	Conditions	Min	Max	Unit	
Reference clock cycle time*	trefcyc	E_RXCK_REFCK	20 ns (typical)	-	-	ns	
Reference clock High-pulse-width duty cycle	trefcych	E_RXCK_REFCK	trefcych/trefcyc	35	65	%	
Reference clock Low-pulse-width duty cycle	trefcycl	E_RXCK_REFCK	trefcyci/trefcyc	35	65	%	
Received data → REFCK↑ Setup time	t _{RMIIRXS}	E_RX03, E_RX02, E_RX01, E_RX00, E_RXDV	-	4	-	ns	
REFCK ↑ → Received data Hold time	trmiirxh	E_RX03, E_RX02, E_RX01, E_RX00, E_RXDV	-	2	-	ns	

^{*:} The reference clock is fixed to 50 MHz in the RMII specifications. The clock accuracy should meet the PHY-device specifications.





Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic **Touch Sensing** cypress.com/touch **USB Controllers** cypress.com/usb Wireless/RF

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries.

All other trademarks or registered trademarks referenced herein are the property of their respective owners.

cypress.com/wireless

© Cypress Semiconductor Corporation, 2015-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under rits patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their

Document Number: 001-98708 Rev *C April 12, 2017 Page 190 of 190