

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl


Product Status	Active
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	180MHz
Connectivity	CANbus, CSIO, EBI/EMI, I ² C, LINbus, SD, SmartCard, SPI, UART/USART, USB
Peripherals	DMA, I ² S, LVD, POR, PWM, WDT
Number of I/O	153
Program Memory Size	1MB (1M × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	192К х 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 32x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/s6e2gh8h0agv2000a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




1. S6E2G Series Block Diagram





LQP176



Note:

- Only the GPIO function is shown on GPIO pins. See the table in Pin Descriptions for the full, multiplexed signal name.





Pin Number		Din Nome	I/O Circuit	Pin State	
LQFP-176	LQFP-144	Pin Name	Circuit Type	Туре	
		P6E			
		ADTG_5			
166	136	SCK4_1 (SCL4_1)	Е	W	
		INT29_0			
		E_PPS			
407		P65	F		
167		INT28_1	E	K	
		P64			
168	-	CTS4_0	I	к	
		INT29_1			
		P63			
		ADTG_3			
169	137	RTS4_0	L	К	
		INT30_0			
		MOEX_0			
		P62			
		SCK4_0			
170	138	(SCL4_0)	L	I	
		TIOB7_2			
		MWEX_0			
		P61			
		UHCONX0			
		SOT4_0 (SDA4_0)		I.	
171	139	TIOA7_2	L		
		MALE_0			
		RTCCO_0			
		SUBOUT_0			
		P60			
470	1.10	SIN4_0	_	0	
172	140	INT31_0	- 1	Q	
		WKUP3			
173	141	USBVCC0	-	-	
474	1.10	P80		D	
174	142	UDM0	H	R	
4	4.42	P81		5	
175	143	UDP0	H	R	
176	144	VSS	-	-	



	Dia Maria	Frenchise	Pin N	Pin Number			
Module Pin Name		Function	LQFP 176	LQFP 144			
	TIOA0_0		46	38			
	TIOA0_1	Base Timer ch 0 TIOA pin	35	30			
Base Timer 0	TIOA0_2		94	78			
0	TIOB0_0		69	59			
	TIOB0_1	Base Timer ch 0 TIOB pin	139	-			
	TIOB0_2		95	79			
	TIOA1_0		47	39			
	TIOA1_1	Base Timer ch 1 TIOA pin	36	31			
Base Timer	TIOA1_2		96	80			
1	TIOB1_0		70	60			
	TIOB1_1	Base Timer ch 1 TIOB pin	140	-			
	TIOB1_2		97	81			
	TIOA2_0		48	40			
	TIOA2_1	Base Timer ch 2 TIOA pin	37	32			
	TIOA2_2	1	98	82			
2	TIOB2_0		71	61			
	TIOB2_1	Base Timer ch 2 TIOB pin	141	-			
	TIOB2_2	-	99	83			
	TIOA3_0		49	41			
	TIOA3_1	Base Timer ch 3 TIOA pin	38	33			
Base Timer3	TIOA3_2		106	86			
	TIOB3_0		72	62			
	TIOB3_1	Base Timer ch 3 TIOB pin	142	-			
	TIOB3_2		107	87			
	TIOA4_0		50	42			
	TIOA4_1	Base Timer ch 4 TIOA pin	39	34			
Base Timer	TIOA4_2		108	88			
4	TIOB4_0		73	63			
	TIOB4_1	Base Timer ch 4 TIOB pin	143	-			
	TIOB4_2	-	109	89			
	TIOA5_0		51	43			
	TIOA5_1	Base Timer ch 5 TIOA pin	40	35			
Base Timer	TIOA5_2	1	114	90			
5	TIOB5_0		74	64			
	TIOB5_1	Base Timer ch 5 TIOB pin	144	-			
	TIOB5_2	1	115	91			
	TIOA6_0		147	117			
Base Timer 6	TIOA6_1	Base Timer ch 6 TIOA pin	78	-			
	TIOA6_2	1	122	98			
	TIOB6_0		146	116			
	TIOB6_1	Base Timer ch 6 TIOB pin	79	-			
	TIOB6_2	1	123	99			





			Pin Number			
Module	Pin Name	Function	LQFP 176	LQFP 144		
	INT00_0		2	2		
	INT00_1	External interrupt request 00 input pin	28	23		
	INT00_2		8	8		
	INT01_0		7	7		
	INT01_1	External interrupt request 01 input pin	31	26		
	INT01_2		24	-		
	INT02_0		13	10		
	INT02_1	External interrupt request 02 input pin	32	27		
INTO INTO INTO INTO INTO INTO INTO INTO	INT02_2		9	9		
	INT03_0		16	13		
	INT03_1	External interrupt request 03 input pin	33	28		
	INT03_2		41	-		
	INT04_0		49	41		
	INT04_1	External interrupt request 04 input pin	68	58		
	INT04_2		63	53		
	INT05_0		66	56		
	INT05_1	External interrupt request 05 input pin	79	-		
	INT05_2		64	54		
	INT06_0		60	50		
	INT06_1	External interrupt request 06 input pin	80	-		
	INT06_2		69	59		
	INT07_0		65	55		
	INT07_1	External interrupt request 07 input pin	81	-		
	INT07_2		77	67		
	INT08_0		94	78		
	INT08_1	External interrupt request 08 input pin	103	-		
	INT08_2		118	94		
	INT09_0		100	84		
	INT09_1	External interrupt request 09 input pin	104	-		
	INT09_2		119	95		
	INT10_0		106	86		
	INT10_1	External interrupt request 10 input pin	110	-		
	INT10_2		120	96		
	INT11_0		109	89		
	 INT11_1	External interrupt request 11 input pin	111	-		
	INT11_2		122	98		
	INT12_0		162	132		
	INT12_1	External interrupt request 12 input pin	139	-		
	INT13_0		152	122		
	 INT13_1	External interrupt request 13 input pin	140	-		






Module Pin Name		Franction	Pin N	umber
		Function	LQFP 176	LQFP 144
	P00		134	110
	P01		135	111
	P02		136	112
	P03		137	113
	P00 P01 P02 P03 P04 P04 P04 P09 P0A P10 P11 P12 P13 P14 P15 P16 P17 P18 P10 P18 P10 P18 P10 P18 P10 P18 P10 P11 P12 P13 P14 P15 P16 P17 P18 P10 P11 P12 P13 P14 P15 P16 P17 P18 P10 P11 P12 P14 P15 P10 P12	General-purpose I/O port 0	138	114
			21	18
			22	19
			23	20
	P10		94	78
	P11		95	79
	P12	1	96	80
	P13	1	97	81
	P14		98	82
	P15		99	83
	P16		100	84
	P17		101	85
	P18	General-purpose I/O port 1	106	86
GPIO	P19		107	87
	P1A		108	88
	P1B		109	89
	P1C		114	90
	P1D		115	91
	P1E		116	92
	P1F		117	93
	P20		128	104
	P21		127	103
	P22	1	126	102
	P23		125	101
	P24	1	124	100
	P25	General-purpose I/O port 2	123	99
	P26	1	122	98
	P27	1	121	97
	P28	1	120	96
	P29	1	119	95
	P2A	1	118	94




Madula	Dia Mara	Franction	Pin Number			
Module	Pin Name	Function	LQFP 176	LQFP 144		
	SIN5_0	Multi-function serial interface ch 5 input	121	97		
	SIN5_1	pin	140	-		
	SOT5_0 (SDA5_0)	Multi-function serial interface ch 5 output pin	120	96		
Multi-	SOT5_1 (SDA5_1)	This pin operates as SOT5 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA5 when it is used in an I ² C (operation mode 4).	141	-		
Function Serial	SCK5_0 (SCL5_0)	Multi-function serial interface ch 5 clock I/O pin	119	95		
5	SCK5_1 (SCL5_1)	This pin operates as SCK5 when it is used in a CSIO (operation mode 2) and as SCL5 when it is used in an I ² C (operation mode 4).	142	-		
	CTS5_0	Multi-function serial interface ch 5 CTS	118	94		
	CTS5_1	input pin	143	-		
	RTS5_0	Multi-function serial interface ch 5 RTS	117	93		
RTS5_1		output pin	144	-		
	SIN6_0	Multi-function serial interface ch 6 input	73	63		
	SIN6_1	pin	100	84		
	SOT6_0 (SDA6_0)	Multi-function serial interface ch 6 output pin	74	64		
	SOT6_1 (SDA6_1)	This pin operates as SOT6 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA6 when it is used in an I ² C (operation mode 4).	101	85		
	SCK6_0 (SCL6_0)	Multi-function serial interface ch 6 clock I/O pin	75	65		
Multi- Function Serial 6	SCK6_1 (SCL6_1)	This pin operates as SCK6 when it is used in a CSIO (operation mode 2) and as SCL6 when it is used in an I ² C (operation mode 4).	102	-		
	SCS60_0	Multi-function serial interface ch 6 chip	76	66		
	SCS60_1	select 0 input/output pin	103	-		
	SCS61_0	Multi-function serial interface ch 6 chip	77	67		
	SCS61_1	select1 input/output pin	104	-		
	SCS62_0	Multi-function serial interface ch 6 chip	78	-		
-	SCS62_1	select2 input/output pin	105	-		
	SCS63_0	Multi-function serial interface ch 6 chip	79	-		
	SCS63_1	select3 input/output pin	110	-		











Latch-Up

Semiconductor devices are constructed by the formation of p-type and n-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic pnpn junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred milliamps to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- 1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- 2. Be sure that abnormal current flows do not occur during the power-on sequence.

Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

Fail-Safe Design

As previously mentioned, all semiconductor devices have inherent rates of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

8.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress' recommended conditions. For detailed information about mount conditions, contact your sales representative.

Lead Insertion Type


Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.



10. Memory Map Memory Map (1)



		Peripherals Area
_	0x41FF_FFFF	
Ţ	-	Reserved
Į.	0x4007_0000	
	0x4006_F000	
i -	0x4006_E000	SD-Card I/F
	0x4006_C000	
		Reserved
	0x4006_7000	
	0x4006_6000	
	0x4006_4000	Ether-MAC ch.0
	0x4006_3000	Reserved
	0x4006_2000	CAN ch.0
	0x4006_1000	DSTC
	0x4006_0000	DMAC
	0x4005_0000	USB ch.1
	0x4004_0000	USB ch.0
	0x4003_F000	EXT-bus I/F
	0x4003_E000	Reserved
	0x4003_CB00	Reserved
	0x4003_CA00	
	0x4003_C900	
	0x4003_C800	Reserved
		Peripheral Clock Gating
		Low Speed CR Prescaler
	0x4003_B000	RTC/Port Ctrl
	0x4003_A000	Watch Counter
	0x4003_9000	CRC
	0x4003_8000	MFS
	0x4003_7000	CAN prescaler
	0x4003_6000	USB Clock ctrl
	0x4003_5000	LVD/DS mode
	0x4003_4000	Beconvod
	0x4003_3000 0x4003_2000	Reserved
		Int Deg Bead
	0x4003_1000	Int-Req.Read EXTI
	0x4003_0000 0x4002 F000	
	0x4002_F000 0x4002_E000	Reserved CR Trim
	0x4002_2000	Reserved
	0x4002_8000 0x4002_7000	A/DC
	0x4002_7000 0x4002_6000	
	0x4002_6000 0x4002_5000	Base Timer
	0x4002_4000	
	0x4002_3000	
	0x4002_2000	Reserved
	0x4002_1000	MFT Unit1
	0x4002_0000	MFT Unit0
	0x4001_6000	Reserved
	0x4001_5000	Dual Timer
	0x4001_3000	Reserved
	0x4001_2000	SW WDT
ţ	0x4001_1000	HW WDT
ł.	0x4001_0000	Clock/Reset
	0 1000 1000	Reserved
ł	0x4000_1000	Moin Elech 1/E
i	_0x4000_0000	MainFlash I/F



Demonstra Ormaka		Pin	in Constitutions		F *4	Va	lue	Unit	Dementer											
Parameter Symbol	Symbol	Name	Conditions		Frequency*4	Typ*1	Max* ²	Unit	Remarks											
					72 MHz	54	112	mA												
					60 MHz	47	105	mA												
					48 MHz	39	97	mA												
				*5	36 MHz	31	89	mA	*3											
				*5	24 MHz	23	81	mA	When all peripheral clocks are on											
		Icc VCC														12 MHz	14	72	mA	
			Normal operation *6,*7 (PLL)		8 MHz	11	69	mA												
Power						4 MHz	7.2	65	mA											
supply current	Icc				72 MHz	37	95	mA												
ounon					60 MHz	33	91	mA												
							48 MHz	28	86	mA										
					36 MHz	23	81	mA	*3											
				*5	24 MHz	17	75	mA	When all peripheral clocks are off											
					12 MHz	11	69	mA												
					8 MHz	8.3	66	mA												
					4 MHz	5.9	63	mA]											

Table 12-3 Typical and Maximum Current Consumption in Normal Operation (PLL), Code with Data Accessing Running from Flash Memory (Flash 0 Wait-Cycle Mode and Read Access 0 Wait)

1: $T_A = +25 \text{ °C}$, $V_{CC} = 3.3 \text{ V}$

2: T_J = +125 °C, V_{CC} = 5.5 V

3: When all ports are input and are fixed at 0

4: Frequency is a value of HCLK when PCLK0 = PCLK1 = PCLK2 = HCLK

5: When operating flash 0 wait-cycle mode and read access 0 wait (FRWTR.RWT = 00, FBFCR.SD = 000)

6: With data access to a MainFlash memory.

7: When using the crystal oscillator of 4 MHz (including the current consumption of the oscillation circuit)



12.4.4	Operating Conditions of Main PLL (in the Case of Using Main Clock for Input Clock of PLL)	
--------	---	--

(V_{CC} = 2.7V to 5.5V, V_{SS} = 0V)

Devementer	Cumula al	Value			11	
Parameter	Symbol	Min	Тур	Max	Unit	Remarks
PLL oscillation stabilization wait time*1 (lock up time)	tlocк	100	-	-	μs	
PLL input clock frequency	fplli	4	-	16	MHz	
PLL multiplication rate	-	13	-	100	multiplier	
PLL macro oscillation clock frequency	fpllo	200	-	400	MHz	
Main PLL clock frequency*2	fclkpll	-	-	180	MHz	

1: Time from when the PLL starts operating until the oscillation stabilizes

2: For more information about Main PLL clock (CLKPLL), see Chapter 2-1: Clock in FM4 Family Peripheral Manual Main Part (002-04856).

12.4.5 Operating Conditions of USB/Ethernet PLL (in the Case of Using Main Clock for Input Clock of PLL)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Value			Unit	Remarks
Parameter	Symbol	Min	Тур	Max	Unit	Remarks
PLL oscillation stabilization wait time ^{*1} (lock up time)	tlock	100	-	-	μs	
PLL input clock frequency	f _{PLLI}	4	-	16	MHz	
PLL multiplication rate	-	13	-	100	multiplier	
PLL macro oscillation clock frequency	f PLLO	200	-	400	MHz	USB/Ethernet
USB/Ethernet clock frequency *2	fclkpll	-	-	50	MHz	After the M frequency division

1: Time from when the PLL starts operating until the oscillation stabilizes

2: For more information about USB/Ethernet clock, see Chapter 2-2: USB/Ethernet Clock Generation in FM4 Family Peripheral Manual Communication Macro Part (002-04862).



When Using Synchronous Serial Chip Select (SCINV = 0, CSLVL = 1)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Cumhal	Conditions	Vcc <	4.5 V	V _{cc} ≥	Unit	
Farameter	Symbol	Conditions	Min	Max	Min	Мах	Unit
SCS↓→SCK↓ setup time	t _{CSSI}		(*1)-50	(*1)+0	(*1)-50	(*1)+0	ns
SCK↑→SCS↑ hold time	t _{CSHI}	Internal shift clock	(*2)+0	(*2)+50	(*2)+0	(*2)+50	ns
SCS deselect time	t _{CSDI}	operation	(*3)-50 +5t _{CYCP}	(*3)+50 +5t _{CYCP}	(*3)-50 +5t _{CYCP}	(*3)+50 +5t _{CYCP}	ns
SCS↓→SCK↓ setup time	tcsse		3tcycp+30	-	3tcycp+30	-	ns
SCK↑→SCS↑ hold time	tcshe		0	-	0	-	ns
SCS deselect time	t _{CSDE}	External shift clock	3t _{CYCP} +30	-	3t _{CYCP} +30	-	ns
SCS ↓ →SOT delay time	tDSE	operation	-	40	-	40	ns
SCS ↑ →SOT delay time	tDEE		0	-	0	-	ns

(*1): CSSU bit valuexserial chip select timing operating clock cycle [ns]


(*2): CSHD bit valuexserial chip select timing operating clock cycle [ns]


(*3): CSDS bit valuexserial chip select timing operating clock cycle [ns]

Notes:


- tcycp indicates the APB bus clock cycle time. For more information about the APB bus number to which the multi-function serial is connected, see 1. S6E2G Series Block Diagram in this data sheet.
- For more information about CSSU, CSHD, CSDS, and the serial chip select timing operating clock, see FM4 Family Peripheral Manual Main Part (002-04856).
- When the external load capacitance $C_L = 30 \text{ pF}$.






















MII Receiving (100 Mbps/10 Mbps)

(ETHV_{CC} = 3.0V to 3.6V, 4.5V to 5.5V, V_{SS} = 0V, C_L = 25 pF)


Parameter	Symbol	Pin Name	Conditions	Value		l lucit
				Min	Max	Unit
Receiving clock cycle time*	trxcyc	E_RXCK_REFCK	100 Mbps 40 ns (typical)	-	-	ns
			100 Mbps 400 ns (typical)	-	-	ns
Receiving clock High pulse width duty cycle	trxсүсн	E_RXCK_REFCK	trxcycн/trxcyc	35	65	%
Receiving clock Low pulse width duty cycle	trxcycl	E_RXCK_REFCK	trxcyci/trxcyc	35	65	%
Received data → REFCK ∱Setup time	tmiirxs	E_RX03, E_RX02, E_RX01, E_RX00, E_RXDV	-	5	-	ns
REFCK \uparrow → Received data Hold time	tмііrxн	E_RX03, E_RX02, E_RX01, E_RX00, E_RXDV	-	2	-	ns

*: The receiving clock 100Mbps is fixed to 25MHz or 2.5MHz in the MII specifications.

The clock accuracy should meet the PHY-device specifications.







(Equation 1) $t_S \ge (R_{AIN} + R_{ext}) \times C_{AIN} \times 9$

ts: Sampling time

 $\label{eq:RAIN: Input resistance of A/D = 1.2 k\Omega at 4.5 V \leq AV_{CC} \leq 5.5 V \\ Input resistance of A/D = 1.8 k\Omega at 2.7 V \leq AV_{CC} < 4.5 V \\ C_{AIN: Input capacity of A/D = 12.05 pF at 2.7 V \leq AV_{CC} \leq 5.5 V \\ Rext: Output impedance of external circuit \\ \end{array}$

(Equation 2) $t_c = t_{CCK} \times 14$


tc: Compare time

tcck: Compare clock cycle





- 3: The output drive capability of the driver is below 0.3 V at low state (V_{OL}) (to 3.6 V and 1.5 k Ω load), and 2.8 V or above (to the VSS and 1.5 k Ω load) at high state (V_{OH}).
- 4: The cross voltage of the external differential output signal (D +/D -) of USB I/O buffer is within 1.3 V to 2.0 V.



5: They indicate rise time (t_{RISE}) and fall time (t_{FALL}) of the full-speed differential data signal. They are defined by the time between 10% and 90% of the output signal voltage. For full-speed buffer, t_R/t_F ratio is regulated as within ± 10% to minimize RFI emission.

