



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	180MHz
Connectivity	CANbus, CSIO, EBI/EMI, I <sup>2</sup> C, LINbus, SD, SmartCard, SPI, UART/USART, USB
Peripherals	DMA, I <sup>2</sup> S, LVD, POR, PWM, WDT
Number of I/O	153
Program Memory Size	1MB (1M × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	192K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 32x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP
Supplier Device Package	176-LQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/s6e2gh8j0agv2000a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# Quadrature Position/Revolution Counter (QPRC; Max two channels)

The Quadrature Position/Revolution Counter (QPRC) is used to measure the position of the position encoder. It is also possible to use up/down counter.

- The detection edge of the three external event input pins AIN, BIN and ZIN is configurable.
- 16-bit position counter
- 16-bit revolution counter
- Two 16-bit compare registers

### Dual Timer (32-/16-bit Down Counter)

The dual timer consists of two programmable 32-/16-bit down counters.

Operation mode is selectable from the following for each channel:

- Free-running
- Periodic (= Reload)
- One shot

#### Watch Counter

The watch counter is used for wake up from low-power consumption mode. It is possible to select the main clock, sub clock, built-in High-speed CR clock, or built-in low-speed CR clock as the clock source.

Interval timer: up to 64 s (max) with a sub clock of 32.768 kHz

#### **External Interrupt Controller Unit**

- External interrupt input pin: Max 32 pins
  Both edges(Rise edge and Fall edge) detect
- Include one non-maskable interrupt (NMI)

#### Watchdog Timer (Two channels)

A watchdog timer can generate interrupts or a reset when a time-out value is reached.

This series consists of two different watchdogs: a "hardware" watchdog and a "software" watchdog.

The hardware watchdog timer is clocked by low-speed internal CR oscillator. The hardware watchdog is thus active in any power saving mode except RTC mode and Stop mode.

## Cyclic Redundancy Check (CRC) Accelerator

The CRC accelerator helps to verify data transmission or storage integrity.

CCITT CRC16 and IEEE-802.3 CRC32 are supported.

- CCITT CRC16 generator polynomial: 0x1021
- IEEE-802.3 CRC32 generator polynomial: 0x04C11DB7

## SD Card Interface Available on S6E2GM, S6E2GH, and S6E2GK Devices Only

It is possible to use the SD card that conforms to the following standards.

- Part 1 Physical Layer Specification version 3.01
- Part E1 SDIO Specification version 3.00
- Part A2 SD Host Controller Standard Specification version 3.00
- 1-bit or 4-bit data bus

# Ethernet-MAC Available on S6E2GM, S6E2GK, and S6E2G2 Devices only

- Compliant with IEEE802.3 specification
- 10 Mbps/100 Mbps data transfer rates supported
- MII/RMII for external PHY device supported.
- MII: Max one channel
- RMII: Max one channel
- Full-duplex and half-duplex mode supported.
- Wake-ON-LAN supported
- Built-in dedicated descriptor-system DMAC
- Built-in 2 Kbytes transmit FIFO and 2 Kbytes receive FIFO.
- Compliant IEEE1558-2008 (PTP)

#### Smartcard Interface (Max 2 channels)

- Compliant with ISO7816-3 specification
- Card Reader only/B class card only
- Available protocols
  Transmitter: 8E2, 8O2, 8N2
  Receiver: 8E1, 8O1, 8N2, 8N1, 9N1
  Inverse mode
- TX/RX FIFO integrated (RX: 16-bytes, TX:16-bytes)

#### **Clock and Reset**

#### Clocks

Five clock sources (two external oscillators, two internal CR oscillators, and Main PLL) that are dynamically selectable.

□ Main clock: 4 MHz to 48 MHz
 □ Sub clock: 30 kHz to 100 kHz
 □ High-speed internal CR clock: 4 MHz
 □ Low-speed internal CR clock: 100 kHz
 □ Main PLL Clock





## 6. Pin Descriptions

## **List of Pin Functions**

The number after the underscore ("\_") in pin names such as XXX\_1 and XXX\_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel.

Use the extended port function register (EPFR) to select the pin.

Pin N	umber	Dia Mara	I/O	Pin State
LQFP-176	LQFP-144	Pin Name	Circuit Type	Туре
1	1	VCC	-	-
		PA0		
		RTO00_1 (PPG00_1)		
2	2	TIOA8_0	E	K
		INT00_0		
		MADATA00_0		
		IC0_CIN_0		
		PA1		
0		RTO01_1 (PPG01_1)	_	
3	3	TIOA9_0	E	I
		MADATA01_0		
		IC0_DATA_0		
		PA2		
		RTO02_1 (PPG02_1)		
4	4	TIOA10_0	E	I
		MADATA02_0		
		IC0_RST_0		
		PA3		
		RTO03_1 (PPG03_1)		
5	5	TIOA11_0	E	I
		MADATA03_0		
		IC0_VPEN_0		
		PA4		
		RTO04_1 (PPG04_1)		
6	6	TIOA12_0	E	I
		MADATA04_0		
		IC0_VCC_0		
		PA5		
		RTO05_1 (PPG05_1)	1	
7	7	TIOA13_0	Е	К
		INT01_0		
		MADATA05_0	1	
		IC0_CLK_0	1	



Pin N	umber	Din Nome	I/O Circuit	Pin State
LQFP-176	LQFP-144	Pin Name	Circuit Type	Туре
		P4E		
		SCK9_0		
66	56	(SCL9_0)	L	Q
00		INT05_0		Q
		WKUP2		
		MCSX1_0		
		P70		
		ADTG_7		
67	57	SOT9_0	L	I
		(SDA9_0)	_	
		MCSX0_0		
		P71	_	
00		ADTG_8		
68	58	SIN9_0	I	K
	-	INT04_1		
		MRDY_0		
		P72	_	
69	59	TIOB0_0	E	1
		INT06_2		
		MAD00_0		
		P73		
		SIN8_0		
70	60	TIOB1_0	E	K
		INT20_0		
		MAD01_0		
		P74		
		SOT8_0	_	
71	61	(SDA8_0)	E	I
		TIOB2_0	_	
		MAD02_0		
		P75	_	
72	62	SCK8_0 (SCL8_0)	Е	I
12	02	TIOB3_0	L	'
		MAD03_0		
		P76		
		SIN6_0		
73	63	TIOB4_0	E	К
		INT21_0		
		MAD04_0		
	<u>                                     </u>	P77		
		SOT6_0		
74	64	(SDA6_0)	L	I
		TIOB5_0		
		MAD05_0		






Pin N	umber	<b>D</b> . <b>N</b>	!/O	Pin State	
LQFP-176	LQFP-144	Pin Name	Circuit Type	Туре	
		P21			
		ADTG_4			
127	103	SIN0_0	I	K	
		INT27_0			
		CROUT_0			
		P20			
128	104	NMIX	I	F	
		WKUP0			
129	105	USBVCC1	-	-	
130	106	P82	н	R	
130	100	UDM1	11	N	
131	107	P83	н	R	
151	107	UDP1		IX	
132	108	VSS	-	-	
133	109	VCC	-	-	
134	110	P00	E	G	
134	110	TRSTX	L	9	
		P01	E		
135	111	TCK		G	
		SWCLK			
136	112	P02	E	G	
130	112	TDI	L	0	
		P03			
137	113	TMS	E	E	G
		SWDIO			
		P04	_		
138	114	TDO	E	G	
		SWO			
		P90	_		
		RTO10_1			
139		(PPG10_1)	E	к	
		TIOB0_1	-		
		INT12_1			
		IC0_CLK_1	-		
		P91	-		
		SIN5_1	-		
140	-	RTO11_1 (PPG11_1)	Е	к	
		TIOB1_1			
		INT13_1			
		IC0_VCC_1			





		-	Pin N	umber
Module	Pin Name	Function	LQFP 176	LQFP 144
	SIN0_0	Multi-function serial interface ch 0 input	127	103
	SIN0_1	pin	116	92
	SOT0_0 (SDA0_0)	Multi-function serial interface ch 0 output pin	126	102
Multi- Function Serial	SOT0_1 (SDA0_1)	This pin operates as SOT0 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA0 when it is used in an I <sup>2</sup> C (operation mode 4).	115	91
0	SCK0_0 (SCL0_0)	Multi-function serial interface ch 0 clock I/O pin	125	101
	SCK0_1 (SCL0_1)	This pin operates as SCK0 when it is used in a CSIO (operation mode 2) and as SCL0 when it is used in an I <sup>2</sup> C (operation mode 4)	114	90
	SIN1_0 (MI2SDI1_0)	Multi-function serial interface ch 1 input pin.	60	50
	SIN1_1 (MI2SDI1_1)	SIN1 pin operates as MI2SDI1 when used as an I <sup>2</sup> S pin (operation mode 2).	41	-
	SOT1_0 (SDA1_0) (MI2SDO1_0)	Multi-function serial interface ch 1 output pin This pin operates as SOT1 when it is used in a	61	51
Function Serial 0 Second (SI (SI (SI (SI (MI2 Second Function Second 1 Second Second (SI (MI2 Second (MI2 Second (SI (MI2 Second (MI2 Second (SI (MI2 Second (MI2 Second (MI2 Second (MI2 Second (MI2 Second (MI2 Second (MI2 (SI (MI2 Second (MI2 (SI (MI2) (SI (MI2) (SI (MI2) (SI (MI2) (SI (MI2) (SI (MI2) (SI (MI2) (SI (MI2) (SI (MI2) (SI (MI2) (SI (MI2) (SI (MI2) (SI (MI2) (SI (MI2) (SI (SI (SI (SI (SI (SI (SI (SI (SI (SI	SOT1_1 (SDA1_1) (MI2SDO1_1)	UART/CSIO/LIN (operation modes 0 to 3) and as SDA1 when it is used in an I <sup>2</sup> C (operation mode 4). SOT1 pin operates as MI2SDO1 when used as an I <sup>2</sup> S pin (operation mode 2).	42	-
	SCK1_0 (SCL1_0) (MI2SCK1_0)	Multi-function serial interface ch 1 clock I/O pin This pin operates as SCK1 when it is	62	52
	SCK1_1 (SCL1_1) (MI2SCK1_1)	used in a CSIO (operation mode 2) and as SCL1 when it is used in an I <sup>2</sup> C (operation mode 4). SCK1 pin operates as MI2SCK1 when used as an I <sup>2</sup> S pin (operation mode 2).	43	-
	MI2SWS1_0	I <sup>2</sup> S word select (WS) output pin	63	53
	MI2SWS1_1		24	-
	MI2SMCK1_0	I <sup>2</sup> S master clock I/O pin	64	54
	MI2SMCK1_1		25	-







#### 8.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

1. Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

2. Discharge of static electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

3. Corrosive gases, dust, or oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

4. Radiation, including cosmic radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

5. Smoke, flame

CAUTION: Plastic molded devices are flammable and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Cypress products in other special environmental conditions should consult with sales representatives.





#### Notes on Power-On

Turn power on/off in the sequence shown below or at the same time. If not using the A/D converter and D/A converter, connect AVCC = VCC and AVSS = VSS.

#### **Serial Communication**

There is a possibility of receiving incorrect data as a result of noise or other issues introduced by the serial communication. Take care to design the printed circuit board to minimize noise.

Consider the case of introducing error as a result of noise, perform error detection such as by applying a checksum of data at the end. If an error is detected, retransmit the data.

#### Differences in Characteristics within the Product Line

The electric characteristics including power consumption, ESD, latch-up, noise, and oscillation differ among members of the product line because chip layout and memory structures are not the same; for example, different sizes, flash versus ROM, etc. If you are switching to a different product of the same series, please make sure to evaluate the electric characteristics.

#### Pull-Up Function of 5 V Tolerant I/O


Please do not input the signal more than VCC voltage at the time of Pull-Up function use of 5 V tolerant I/O.

#### **Pin Doubled as Debug Function**

The pin doubled as TDO/TMS/TDI/TCK/TRSTX, SWO/SWDIO/SWCLK should be used as output only. Do not use as input.



## 10. Memory Map Memory Map (1)



		Peripherals Area
_	0x41FF_FFFF	
Ţ	-	Reserved
Į.	0x4007_0000	
	0x4006_F000	
i -	0x4006_E000	SD-Card I/F
	0x4006_C000	
		Reserved
	0x4006_7000	
	0x4006_6000	
	0x4006_4000	Ether-MAC ch.0
	0x4006_3000	Reserved
	0x4006_2000	CAN ch.0
	0x4006_1000	DSTC
	0x4006_0000	DMAC
	0x4005_0000	USB ch.1
	0x4004_0000	USB ch.0
	0x4003_F000	EXT-bus I/F
	0x4003_E000	Reserved
	0x4003_CB00	Reserved
	0x4003_CA00	
	0x4003_C900	
	0x4003_C800	Reserved
		Peripheral Clock Gating
		Low Speed CR Prescaler
	0x4003_B000	RTC/Port Ctrl
	0x4003_A000	Watch Counter
	0x4003_9000	CRC
	0x4003_8000	MFS
	0x4003_7000	CAN prescaler
	0x4003_6000	USB Clock ctrl
	0x4003_5000	LVD/DS mode
	0x4003_4000	Beconvod
	0x4003_3000 0x4003_2000	Reserved
		Int Deg Bead
	0x4003_1000	Int-Req.Read EXTI
	0x4003_0000 0x4002 F000	
	0x4002_F000 0x4002_E000	Reserved CR Trim
	0x4002_2000	Reserved
	0x4002_8000 0x4002_7000	A/DC
	0x4002_7000 0x4002_6000	
	0x4002_6000 0x4002_5000	Base Timer
	0x4002_4000	
	0x4002_3000	
	0x4002_2000	Reserved
	0x4002_1000	MFT Unit1
	0x4002_0000	MFT Unit0
	0x4001_6000	Reserved
	0x4001_5000	Dual Timer
	0x4001_3000	Reserved
	0x4001_2000	SW WDT
ţ	0x4001_1000	HW WDT
ł.	0x4001_0000	Clock/Reset
	0 1000 1000	Reserved
ł	0x4000_1000	Moin Elech 1/E
i	_0x4000_0000	MainFlash I/F




## **External Ready Input Timing**


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Deremeter	Symphol	Pin Name	Conditions	Va	lue	Unit	Unit	Unit	Remarks
Parameter	Symbol	Pin Name	Conditions	Min	Max	Unit	Remarks		
MCLK↑ MRDY input setup time	trdyi	MCLK, MRDY	-	19	-	ns			

### When RDY is input



#### ■ When RDY is released






## 12.4.11 Base Timer Input Timing

## **Timer Input Timing**

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 


Parameter	Symbol	Pin Name	Conditi	Va	lue	Unit	Bomarka
	Symbol		ons	Min	Max	Unit	Remarks
Input pulse width	tтıwн, tтıwL	TIOAn/TIOBn (when using as ECK, TIN)	-	2tcycp	-	ns	



## **Trigger Input Timing**

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Din Nomo	Conditi	Val	lue	l In it	Domorko
	Symbol	Pin Name	ons	Min	Max	Unit	Remarks
Input pulse width	t <sub>тrgн</sub> , t <sub>trgl</sub>	TIOAn/TIOBn (when using as TGIN)	-	2t <sub>CYCP</sub>	-	ns	





Note:

\_


tcyce indicates the APB bus clock cycle time. For more information about the APB bus number to which the base timer is connected, see 1. S6E2G Series Block Diagram in this data sheet.
























## When Using High-Speed Synchronous Serial Chip Select (SCINV = 1, CSLVL = 1)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Deremeter	Gumbal	Conditions	$V_{\rm CC} < 4.5 V$		Vcc≥	- Unit	
Parameter	Symbol	Conditions	Min	Min	Min	Мах	Unit
SCS↓→SCK↓ setup time	t <sub>CSSI</sub>		(*1)-20	(*1)+0	(*1)-20	(*1)+0	ns
SCK↑→SCS↑ hold time	t <sub>CSHI</sub>	Internal shift clock	(*2)+0	(*2)+20	(*2)+0	(*2)+20	ns
SCS deselect time	t <sub>CSDI</sub>	operation	(*3)-20 +5t <sub>CYCP</sub>	(*3)+20 +5t <sub>CYCP</sub>	(*3)-20 +5t <sub>CYCP</sub>	(*3)+20 +5t <sub>CYCP</sub>	ns
SCS↓→SCK↑ setup time	tcsse		3tcycp+15	-	3tcycp+15	-	ns
SCK↑→SCS↑ hold time	tcshe		0	-	0	-	ns
SCS deselect time	t <sub>CSDE</sub>	External shift clock	3t <sub>CYCP</sub> +15	-	3t <sub>CYCP</sub> +15	-	ns
SCS↓→SOT delay time	tDSE	operation	-	25	-	25	ns
SCS↑→SOT delay time	tDEE		0	-	0	-	ns

(\*1): CSSU bit valuexserial chip select timing operating clock cycle [ns]


(\*2): CSHD bit valuexserial chip select timing operating clock cycle [ns]

(\*3): CSDS bit valuexserial chip select timing operating clock cycle [ns]

#### Notes:

- t<sub>CYCP</sub> indicates the APB bus clock cycle time. For more information about the APB bus number to which the multi-function serial is connected, see 1. S6E2G Series Block Diagram in this data sheet.
- For more information about CSSU, CSHD, CSDS, and the serial chip select timing operating clock, see FM4 Family Peripheral Manual Main Part (002-04856).
- When the external load capacitance  $C_L = 30 \text{ pF}$ .








#### 12.4.19 Ethernet-MAC Timing

## RMII Transmission (100 Mbps/10 Mbps)

	-	(ETHV <sub>CC</sub> =	3.0V to 3.6V, 4.5V to	5.5V <sup>*1</sup> , V	ss = 0V, 0	C <sub>L</sub> = 25
Parameter	Symbol	Pin Name	Conditions	Value		Unit
Parameter	Symbol	Pin Name	Conditions	Min		Unit
Reference clock cycle time*2	tREFCYC	E_RXCK_REFCK	20 ns (typical)	-	-	ns
Reference clock High-pulse-width duty cycle	tREFCYCH	E_RXCK_REFCK	trefcych/trefcyc	35	65	%
Reference clock Low-pulse-width duty cycle	t <sub>REFCYCL</sub>	E_RXCK_REFCK	trefcycl/trefcyc	35	65	%
$\begin{array}{l} REFCK & \uparrow & \rightarrow & Transmitted data \\ delay time \end{array}$	trmiitx	E_TX03, E_RX02, E_TX01, E_TX00, E_TXEN	-	-	12	ns

\*1: When ETHV = 4.5 V to 5.5 V, it is recommended to add a series resistor at the output pin to suppress the output current.

\*2: The reference clock is fixed to 50 MHz in the RMII specifications. The clock accuracy should meet the PHY-device specifications.






## MII Receiving (100 Mbps/10 Mbps)

(ETHV<sub>CC</sub> = 3.0V to 3.6V, 4.5V to 5.5V, V<sub>SS</sub> = 0V,  $C_L$  = 25 pF)

Devenedar	Cumula al	Din Nome	Conditions	Value		Unit
Parameter	Symbol	Pin Name	Conditions	Min	lue Max - - 65 65 - -	Unit
Receiving clock			100 Mbps 40 ns (typical)	-	-	ns
cycle time*	trxcyc	E_RXCK_REFCK	100 Mbps 400 ns (typical)	-	-	ns
Receiving clock High pulse width duty cycle	trxсүсн	E_RXCK_REFCK	trxcycн/trxcyc	35	65	%
Receiving clock Low pulse width duty cycle	trxcycl	E_RXCK_REFCK	trxcyci/trxcyc	35	65	%
Received data → REFCK ∱Setup time	tmiirxs	E_RX03, E_RX02, E_RX01, E_RX00, E_RXDV	-	5	-	ns
REFCK ↑ → Received data Hold time	tмііrxн	E_RX03, E_RX02, E_RX01, E_RX00, E_RXDV	-	2	-	ns

\*: The receiving clock 100Mbps is fixed to 25MHz or 2.5MHz in the MII specifications.

The clock accuracy should meet the PHY-device specifications.





## 12.6 USB Characteristics


	Denemation		Pin Name	Conditions	Value			_
Parameter		Symbol			Min	Max	Unit	Remarks
Input characteristics	Input H level voltage	Vін	UDP0/ UDM0, UDP1/ UDM1	-	2.0	USBVcc + 0.3	V	*1
	Input L level voltage	VIL		-	Vss - 0.3	0.8	V	*1
	Differential input sensitivity	VDI		-	0.2	-	V	*2
	Different common mode range	Vсм		-	0.8	2.5	V	*2
Output characteristics	Output H level voltage	V <sub>он</sub>		External pull-down resistance = 15 k $\Omega$	2.8	3.6	V	*3
	Output L level voltage	Vol		External pull-up resistance = 1.5 kΩ	0.0	0.3	V	*3
	Crossover voltage	VCRS		-	1.3	2.0	V	*4
	Rise time	t <sub>FR</sub>		Full-Speed	4	20	ns	*5
	Fall time	t <sub>FF</sub>		Full-Speed	4	20	ns	*5
	Rise/fall time matching	<b>t</b> FRFM		Full-Speed	90	111.11	%	*5
	Output impedance	Z <sub>DRV</sub>		Full-Speed	28	44	Ω	*6
	Rise time	t <sub>LR</sub>		Low-Speed	75	300	ns	*7
	Fall time	tLF		Low-Speed	75	300	ns	*7
	Rise/fall time matching	<b>t</b> LRFM		Low-Speed	80	125	%	*7

(Vcc = AVcc = 2.7V to 5.5V, USBVcc0 = USBVcc1 = 3.0V to 3.6V, Vss = AVss = 0V)

1: The switching threshold voltage of the single-end-receiver of USB I/O buffer is set as within  $V_{IL}$  (Max) = 0.8 V,  $V_{IH}$  (Min) = 2.0 V (TTL input standard).

There is some hysteresis applied to lower noise sensitivity.


 Use differential-receiver to receive USB differential data signal. Differential-receiver has 200 mV of differential input sensitivity when the differential data input is within 0.8 V to 2.5 V to the local ground reference level.
 Above voltage range is the common mode input voltage range.






6: USB Full-speed connection is performed via twisted-pair cable shield with 90Ω ± 15% characteristic impedance (differential mode).

USB standard defines that the output impedance of the USB driver must be in the range from 28  $\Omega$  to 44  $\Omega$ . So, a discrete series resistor (Rs) addition is defined in order to satisfy the above definition and keep balance. When using this USB I/O, use it with 25  $\Omega$  to 30  $\Omega$  (recommended value 27  $\Omega$ ) series resistor Rs.



7: They indicate rise time ( $t_{RISE}$ ) and fall time ( $t_{FALL}$ ) of the low-speed differential data signal. They are defined by the time between 10% and 90% of the output signal voltage.



#### Note:

- See Low-Speed Load (Compliance Load) for conditions of external load.