

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Active
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	180MHz
Connectivity	CSIO, EBI/EMI, I ² C, LINbus, SD, SmartCard, SPI, UART/USART, USB
Peripherals	DMA, I ² S, LVD, POR, PWM, WDT
Number of I/O	153
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 32x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP
Supplier Device Package	176-LQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/s6e2gk6j0agv2000a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



4. Product Features in Detail

32-bit ARM Cortex-M4F Core

- Up to 180 MHz frequency operation
- FPU built-in
- Support DSP instructions
- Memory protection unit (MPU): improves the reliability of an embedded system
- Integrated nested vectored interrupt controller (NVIC): 1 NMI (non-maskable interrupt) and 128 peripheral interrupts and 16 priority levels
- 24-bit system timer (Sys Tick): system timer for OS task management

On-chip Memories

Flash memory

This series is on-chip flash memories.

□ Up to 1024 Kbytes □ Built-in flash accelerator for zero wait state □ Security function for code protection

SRAM

This is composed of three independent SRAMs (SRAM0, SRAM1 and SRAM2). SRAM0 is connected to the I-code bus and D-code bus of Cortex-M4F core. SRAM1 and SRAM2 are connected to system bus of Cortex-M4F core.

□ SRAM0: up to 128 Kbytes □ SRAM1: 32 Kbytes □ SRAM2: 32 Kbytes

External Bus Interface

- Supports SRAM, NOR, NAND flash and SDRAM device
- Up to 9 chip selects CS0 to CS8 (CS8 is only for SDRAM)
- 8-/16-/32-bit data width
- Up to 25-bit address bus
- Supports address/data multiplexing
- Supports external RDY function
- Supports scramble function
 - Possible to set the validity/invalidity of the scramble function for the external areas 0x6000_0000 to 0xDFFF_FFFF in 4 Mbytes units.
 - \square Possible to set two kinds of the scramble key
 - □ **Note:** It is necessary to use the Cypress provided software library to use the scramble function.

USB Interface (Max two channels)

The USB interface is composed of a Device and a Host.

USB Device
 USB 2.0 Full-speed supported
 Max 6 EndPoint supported

- · EndPoint 0 is control transfer
- EndPoint 1,2 can be selected bulk-transfer, interrupttransfer or isochronous-transfer
- EndPoint 3 to 5 can select bulk-transfer or interrupttransfer
- □ EndPoint 1 to 5 comprise double buffer
- □ The size of each endpoint is as follows.
 - Endpoint 0, 2 to 5: 64 byte
 - EndPoint 1: 256 byte
- USB Host
 - □ USB2.0 Full-Speed/Low-Speed supported
 - □ Bulk-transfer, interrupt-transfer, and isochronoustransfer support
 - USB Device connected/dis-connected automatically detect
 - □ IN/OUT token handshake packet automatically □ Max 256-byte packet length supported □ Wake-up function supported

CAN Interface (Max one channel) Available on S6E2GM and S6E2GH Devices Only

- Compatible with CAN specification 2.0A/B
- Maximum transfer rate: 1 Mbps
- Built-in 32-message buffer

Multi-function Serial Interface (Max 10 Channels)

- Separate 64 byte receive and transmit FIFO buffers for channels 1 and channels 4 to 7.
- Operation mode is selectable for each channel from the following:
 - 🗆 UART
 - □ CSIO (SPI)
 - □ LIN □ I²C
- UART
- Full-duplex double buffer
- □ Selection with or without parity supported
- □ Built-in dedicated baud rate generator
- External clock available as a serial clock
- □ Various error detect functions available (parity errors, framing errors, and overrun errors)

CSIO (SPI)

- □ Full-duplex double buffer
- □ Built-in dedicated baud rate generator
- □ Overrun error detect function available
- □ Serial chip select function (ch 6 and ch 7 only)
- □ Supports high-speed SPI (ch 4 and ch 6 only)
- □ Data length 5 to 16-bit

LIN

- □ LIN protocol Rev.2.1 supported
- Full-duplex double buffer
- □ Master/slave mode supported
- □ LIN break field generation (can change to 13- to 16-bit length)





6. Pin Descriptions


List of Pin Functions

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel.

Use the extended port function register (EPFR) to select the pin.

Pin N	umber	Dia Mara	I/O	Pin State		
LQFP-176	LQFP-144	Pin Name	Circuit Type	Туре		
1	1	VCC	-	-		
		PA0				
		RTO00_1 (PPG00_1)				
2	2	TIOA8_0	E	K		
		INT00_0				
		MADATA00_0				
		IC0_CIN_0				
		PA1				
0		RTO01_1 (PPG01_1)	_			
3	3	TIOA9_0	E	I		
		MADATA01_0				
		IC0_DATA_0				
		PA2				
		RTO02_1 (PPG02_1)				
4	4	TIOA10_0 E	I			
		MADATA02_0	-			
		IC0_RST_0				
		PA3				
		RTO03_1 (PPG03_1)				
5	5	TIOA11_0	E	I		
		MADATA03_0				
		IC0_VPEN_0				
		PA4				
		RTO04_1 (PPG04_1)				
6	6	TIOA12_0	E	I		
		MADATA04_0				
		IC0_VCC_0				
		PA5				
		RTO05_1 (PPG05_1)	1			
7	7	TIOA13_0	Е	К		
		INT01_0				
		MADATA05_0	1			
		IC0_CLK_0	1			







Start Address	End Address	Bus	Peripherals
0x4004_0000	0x4004_FFFF		USB ch 0
0x4005_0000	0x4005_FFFF		USB ch 1
0x4006_0000	0x4006_0FFF		DMAC register
0x4006_1000	0x4006_1FFF		DSTC register
0x4006_2000	0x4006_2FFF		CAN ch 0
0x4006_3000	0x4006_3FFF		Reserved
0x4006_4000	0x4006_5FFF	AHB	Ethernet-MAC ch 0
0x4006_6000	0x4006_6FFF		Ethernet-MAC setting register
0x4006_7000	0x4006_DFFF		Reserved
0x4006_E000	0x4006_EFFF		SD card I/F
0x4006_F000	0x4006_FFFF	1	GPIO
0x4007_0000	0x41FF_FFFF		Reserved



Pin Status Type	Function Group	Power-On Reset or Low- Voltage Detection State	INITX Input State	Device Internal Reset State	Run mode or Sleep mode State	Timer mode, RTC mode, or Stop mode State		e, or mode or Deep Standby		Return from Deep Standby mode State		
Pin S		Power Supply Unstable	Power Supply Stable		Power Supply Stable				Supply able	Power Supply Stable		
		-	INITX=0	INITX=1	INITX=1	INI	ГХ=1	INI	INITX=1			
		-	-	-	-	SPL=0 SPL=1		SPL=0	SPL=1	-		
	Analog input selected	Hi-Z	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled		
	Trace selected						Trace output					
0	External interrupt enable selected	Setting disabled	0	0	Setting	0	Maintain previous state	Maintain previous	Maintain previous state	GPIO selected, internal input	Hi-Z/internal input fixed at 0	GPIO
	Resource other than above selected				disabled disable	disabled		state	Hi-Z/internal input fixed at 0	fixed at 0		selected
	GPIO selected											
	Analog input selected	Hi-Z	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled		
Ρ	WKUP enabled						Maintain previous state	WKUP input enabled	Hi-Z/ WKUP input enabled			
	Resource other than above selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z/internal input fixed	GPIO selected, internal input	Hi-Z/internal input fixed	GPIO selected		
	GPIO selected						at 0	fixed at 0	at 0			



12.2 Recommended Operating Conditions

	Parameter	Symbol	Conditions	١	/alue	Unit	Remarks
ľ	arameter	Symbol	Conditions	Min	Max	Unit	Remarks
Power supply v	oltage	Vcc	-	2.7*10	5.5	V	
Dower ourphy w	altaga (far USD ah 0)	USBV _{cc} 0		3.0	3.6 (≤V _{CC})	v	*1
Power supply v	Power supply voltage (for USB ch 0)		-	2.7	5.5 (≤Vcc)	v	*2
				3.0	3.6 (≤Vcc)		*3
Power supply voltage (for USB ch 1)		USBVcc1	-	2.7	5.5 (≤Vcc)	V	*4
				3.0	3.6 (≤Vcc)		*5
Power supply v Ethernet-MAC)		ETHVcc	-	4.5	5.5 (≦V _{CC})	V	*5
,				2.7	5.5 (≦Vcc)		*6
Analog power s	supply voltage	AVcc	-	2.7	5.5	V	$AV_{CC} = V_{CC}$
		AVRH	-	*9	AV_{CC}	V	
Analog referend	ce voltage	AVRL	-	AVss	AVss	V	
Smoothing capacitor		Cs	-	1	10	μF	for built-in regulator *7
Operating	Junction temperature	TJ	-	- 40	+ 125	°C	
temperature	Ambient temperature	TA	-	-40	*8	°C	

1: When P81/UDP0 and P80/UDM0 pins are used as USB (UDP0, UDM0)

2: When P81/UDP0 and P80/UDM0 pins are used as GPIO (P81, P80)

3: When P83/UDP1 and P82/UDM1 pins are used as USB (UDP1, UDM1)

4: When P83/UDP1 and P82/UDM1 pins are used as GPIO (P83, P82)

5: When the pins in Ethernet-MAC Timing, except P6E/ADTG_5/SCK4_1/IC23_1/INT29_0/E_PPS pin, are used as Ethernet-MAC pin

6: When the pins in Ethernet-MAC Timing, except P6E/ADTG_5/SCK4_1/IC23_1/INT29_0/E_PPS pin, are used as function pins

7: See "C pin" in 9 Handling Devices for the connection of the smoothing capacitor.

8: The maximum temperature of the ambient temperature (T_A) can guarantee a range that does not exceed the junction temperature (T_J) .

The calculation formula of the ambient temperature (T_A) is:

 $T_A (Max) = T_J(Max) - Pd(Max) \times \theta_{JA}$

Pd: Power dissipation (W)

θ_{JA}: Package thermal resistance (°C/W)

Pd (Max) = V_{CC} × I_{CC} (Max) + Σ (I_{OL}×V_{OL}) + Σ ((V_{CC}-V_{OH}) × (- I_{OH}))

- IOL: L level output current
- IOH: H level output current
- VoL: L level output voltage
- V_{OH}: H level output voltage
- 9: The minimum value of analog reference voltage depends on the value of compare clock cycle (Tcck). See 12.5. 12-bit A/D Converter for the details.
- 10: For the voltage range between V_{CC}(min) and the low voltage detection reset (VDH), the MCU must be clocked from either the High-speed CR or the low-speed CR.



Ethernet-MAC Pins

Pin Name	Ethernet-MAC Function	Except For Ethernet-MAC Function	Power Supply Type
P6E/ADTG_5/SCK4_1/INT29_0/E_PPS	E_PPS *	P6E/ADTG_5/SCK4_1/INT29_0	Vcc
PC0/E_RXER	E_RXER	PC0	
PC1/TIOB6_0/E_RX03	E_RX03	PC1/TIOB6_0	
PC2/TIOA6_0/E_RX02	E_RX02	PC2/TIOA6_0	
PC3/TIOB7_0/E_RX01	E_RX01	PC3/TIOB7_0	
PC4/TIOA7_0/E_RX00	E_RX00	PC4/TIOA7_0	
PC5/TIOB14_0/E_RXDV	E_RXDV	PC5/TIOB14_0	
PC6/TIOA14_0/E_MDIO	E_MDIO	PC6/TIOA14_0	
PC7/INT13_0/E_MDC/CROUT_1	E_MDC	PC7/INT13_0/CROUT_1	
PC8/E_RXCK_REFCK	E_RXCK_REFCK	PC8	
PC9/TIOB15_0/E_COL	E_COL	PC9/TIOB15_0	ETHVcc
PCA/TIOA15_0/E_CRS	E_CRS	PCA/TIOA15_0	
PCB/INT28_0/E_COUT	E_COUT	PCB/INT28_0	
PCC/E_TCK	E_TCK	PCC	
PCD/SOT4_1/INT14_0/E_TXER	E_TXER	PCD/SOT4_1/INT14_0	
PCE/SIN4_1/INT15_0/E_TX03	E_TX03	PCE/SIN4_1/INT15_0	
PCF/RTS4_1/INT12_0/E_TX02	E_TX02	PCF/RTS4_1/INT12_0	
PD0/INT30_1/E_TX01	E_TX01	PD0/INT30_1	
PD1/INT31_1/E_TX00	E_TX00	PD1/INT31_1	
PD2/CTS4_1/E_TXEN	E_TXEN	PD2/CTS4_1	

*: It is used to confirm the PTP counter cycle in Ethernet-MAC by waveforms.



		Pin			- *4	Va	lue		D I.
Parameter	Symbol	Name	Conditions	5	Frequency*4	Typ*1	Max* ²	Unit	Remarks
				*5	180 MHz	82	140	mA	
					160 MHz	74	132	mA	
					144 MHz	68	126	mA	
					120 MHz	58	116	mA	
l I					100 MHz	49	107	mA	*3
				*6	80 MHz	40	98	mA	When all peripheral
			0	60 MHz	31	89	mA	clocks are on	
				40 MHz	22	80	mA		
					20 MHz	13	71	mA	
					8 MHz	7.5	65	mA	
Power		NCC	Normal operation		4 MHz	5.6	63	mA	
supply current	Icc	VCC	*7,*8 (PLL)	*5	180 MHz	48	106	mA	
			(1 LL)		160 MHz	44	102	mA	
					144 MHz	41	99	mA	
					120 MHz	35	93	mA	
					100 MHz	30	88	mA	*3
				*6	80 MHz	25	83	mA	When all peripheral
				*6	60 MHz	20	78	mA	clocks are off
l I					40 MHz	14	72	mA	
					20 MHz	8.7	66	mA	
1					8 MHz	5.6	63	mA	
1					4 MHz	4.5	62	mA	

Table 12-2 Typical and Maximum Current Consumption in Normal Operation (PLL), Code with Data Accessing Running from Flash Memory (Flash Accelerator Mode and Trace Buffer Function Disabled)

1: T_A = +25 °C, V_{CC} = 3.3 V

2: T_J = +125 °C, V_{CC} = 5.5 V

3: When all ports are input and are fixed at 0

4: Frequency is a value of HCLK when PCLK0 = PCLK1 = PCLK2 = HCLK

5: When stopping flash accelerator mode and trace buffer function (FRWTR.RWT = 11, FBFCR.BE = 0)

6: When stopping flash accelerator mode and trace buffer function (FRWTR.RWT = 10, FBFCR.BE = 0)

7: With data access to a MainFlash memory.

8: When using the crystal oscillator of 4 MHz (including the current consumption of the oscillation circuit)



		Pin		- +4	Va	alue		D
Parameter	Symbol	Name	Conditions	Frequency* ⁴	Typ*1	Max* ²	Unit	Remarks
				180 MHz	58	116	mA	
				160 MHz	52	110	mA	
				144 MHz	48	106	mA	
			120 MHz	40	98	mA	-	
			100 MHz	35	93	mA	*3	
			80 MHz	28	86	mA	When all peripheral clocks	
		60 MHz	22	80	mA	are on		
			40 MHz	16	74	mA		
				20 MHz	9.7	67	mA	
			8 MHz	6.2	64	mA		
Power supply	lccs	VCC	Sleep operation ^{*5}	4 MHz	5.0	63	mA	
current	ices	000	(PLL)	180 MHz	30	88	mA	
				160 MHz	27	85	mA	
				144 MHz	25	83	mA	
				120 MHz	21	79	mA	-
				100 MHz	18	76	mA	*3
				80 MHz	15	73	mA	When all peripheral clocks
				60 MHz	12	70	mA	are off
				40 MHz	9.3	67	mA	
				20 MHz	6.2	64	mA	
				8 MHz	4.5	62	mA	
				4 MHz	4.0	62	mA	

Table 12-5 Typical and Maximum Current Consumption in Sleep Operation (PLL), when PCLK0 = PCLK1 = PCLK2 = HCLK/2

1: $T_A = +25 \text{ °C}, V_{CC} = 3.3 \text{ V}$

2: T_J = +125 °C, V_{CC} = 5.5 V

3: When all ports are input and are fixed at 0

4: Frequency is a value of HCLK when PCLK0 = PCLK1 = PCLK2 = HCLK/2

5: When using the crystal oscillator of 4 MHz (including the current consumption of the oscillation circuit)



Devementer	Cumphical	Pin	Conditions	Francisco	Va	lue	l lmit	Demerke	
Parameter	Symbol	Name	Conditions	Frequency	Typ* ¹	Max* ²	Unit	Remarks	
					0.41	1.9	mA	*3, *4 T _A = +25°C	
	Іссн		Stop mode	-	-	18	mA	*3, *4 T _A = +85°C	
					-	26	mA	*3, *4 T _A = +105°C	
					1.4	2.9	mA	*3, *4 T _A = +25°C	
				Timer mode ^{*5} (main oscillation)	4 MHz	-	19	mA	*3, *4 T _A = +85°C
					-	27	mA	*3, *4 T _A = +105°C	
		VCC	Timer mode (built-in High-speed CR)	4 MHz	0.71	2.2	mA	*3, *4 T _A = +25°C	
					-	19	mA	*3, *4 T _A = +85°C	
Power			riigh opood ony		-	27	mA	*3, *4 T _A = +105°C	
supply current	Ісст		Timer mode ^{*6} (sub oscillation)	32 kHz	0.41	1.9	mA	*3, *4 T _A = +25°C	
					-	18	mA	*3, *4 T _A = +85°C	
					-	27	mA	*3, *4 T _A = +105°C	
					0.42	1.9	mA	*3, *4 T _A = +25°C	
			Timer mode (built-in low-speed CR)	100 kHz	-	18	mA	*3, *4 T _A = +85°C	
					-	27	mA	*3, *4 T _A = +105°C	
					0.42	1.9	mA	*3, *4 T _A = +25°C	
	ICCR	R	RTC mode ^{*6} (sub oscillation)	32 kHz	-	18	mA	*3, *4 T _A = +85°C	
					-	27	mA	*3, *4 T _A = +105°C	

Table 12-8 Typical and Maximum Current Consumption in Stop Mode, Timer Mode and RTC Mode

1: Vcc = 3.3 V

2: Vcc = 5.5 V

3: When all ports are input and are fixed at 0

4: When LVD is off

5: When using the crystal oscillator of 4 MHz (including the current consumption of the oscillation circuit)

6: When using the crystal oscillator of 32 kHz (including the current consumption of the oscillation circuit)





Cumulant	Din Nama	Conditions		Value		11	Remarks
Symbol	Pin Name	Conditions	Min	Тур	Max		Remarks
		$\begin{array}{l} V_{CC} \geq 4.5 \ \text{V}, \\ I_{OL} = 4 \ \text{mA} \end{array}$	N		0.4		
		V _{CC} < 4.5 V, I _{OL} = 2 mA	Vss	-	0.4	V	
	4 та туре	$\begin{array}{l} \text{ETHV}_{\text{CC}} \geq 4.5 \text{ V}, \\ I_{\text{OL}} = 4 \text{ mA} \end{array} \end{array} \label{eq:electropy}$	V		0.4		
		$\label{eq:RTHV} \begin{array}{l} \text{RTHV}_{\rm CC} < 4.5 \text{ V}, \\ I_{\rm OL} = 2 \text{ mA} \end{array}$	VSS	-	0.4	V	
		$\label{eq:Vcc} \begin{array}{l} V_{CC} \geq 4.5 \ \text{V}, \\ I_{OL} = 8 \ \text{mA} \end{array}$	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $				
			VSS	-	0.4	V	
V _{OL}			V 55	-	0.4	V	
	12 mA tupo		Mag		0.4	V	
			V 55		0.4	V	
			Vac		0.4	V	*1
			v 55		0.4		I
							At GPIO
			Vss	-	0.4	V	ALGPIO
							At I ² C Fm+
IIL	-	-	- 5	-	+ 5	μA	
Bnu		$V_{CC} \geq 4.5 \ V$	25	50	100	- 10	
TXPU		$V_{\rm CC}$ < 4.5 V	30	80	200	K12	
C _{IN}	VCC, USBVCC0, USBVCC1, ETHVCC, VSS, AVCC, AVSS,	-	-	5	15	pF	
	IIL RPU	Vol 4 mA type Vol 8 mA type Vol 12 mA type 12 mA type 12 mA type The pin doubled as USB I/O The pin doubled as USB I/O Int - RPU Pull-up pin Other than VCC, USBVCC1, ETHVCC, VS, AVCC, AVSS, AVCC, AVSS,	Vol. Voc ≥ 4.5 V, lot $= 4$ mA 4 mA type Vcc ≥ 4.5 V, lot $= 2$ mA ETHVcc ≥ 4.5 V, lot $= 2$ mA RTHVcc < 4.5 V, lot $= 2$ mA 8 mA type Vcc ≥ 4.5 V, lot $= 8$ mA Vcc ≥ 4.5 V, lot $= 2$ mA 8 mA type Vcc ≥ 4.5 V, lot $= 8$ mA Vcc ≥ 4.5 V, lot $= 8$ mA Vcc ≥ 4.5 V, lot $= 4$ mA Vcc ≥ 4.5 V, lot $= 8$ mA Vcc ≥ 4.5 V, lot $= 8$ mA Vcc ≥ 4.5 V, lot $= 12$ mA Vcc ≥ 4.5 V, lot $= 12$ mA Vcc ≥ 4.5 V, lot $= 12$ mA Vcc ≥ 4.5 V, lot $= 10.5$ mA USBVcc ≥ 4.5 V, lot $= 10.5$ mA USBVcc ≥ 4.5 V, lot $= 10.5$ mA USBVcc ≤ 4.5 V, lot $= 3$ mA Vcc ≥ 4.5 V, lot $= 3$ mA Vcc ≤ 4.5 V, lot $= 3$ mA Vcc ≤ 4.5 V, lot $= 20$ mA Int - RPU Pull-up pin Vcc ≥ 4.5 V Vcc ≥ 4.5 V Vcc ≥ 4.5 V Vcc ≤ 4.5 V	Note Min 4 mA type $V_{CC} \ge 4.5 \text{ V}, \\ lot = 4 \text{ mA}}{V_{CC} \ge 4.5 \text{ V}, \\ lot = 2 \text{ mA}}}{V_{SS}}$ V_{SS} 4 mA type $\frac{V_{CC} \ge 4.5 \text{ V}, \\ lot = 2 \text{ mA}}{RTHV_{CC} \ge 4.5 \text{ V}, \\ lot = 4 \text{ mA}}}{V_{SS}}$ V_{SS} 8 mA type $\frac{V_{CC} \ge 4.5 \text{ V}, \\ lot = 2 \text{ mA}}{V_{CC} \ge 4.5 \text{ V}, \\ lot = 4 \text{ mA}}}$ V_{SS} V_{OL} 8 mA type $\frac{V_{CC} \ge 4.5 \text{ V}, \\ lot = 4 \text{ mA}}{V_{CC} \ge 4.5 \text{ V}, \\ lot = 4 \text{ mA}}}$ V_{SS} 12 mA type $\frac{V_{CC} \ge 4.5 \text{ V}, \\ lot = 12 \text{ mA}}{V_{CC} \ge 4.5 \text{ V}, \\ lot = 12 \text{ mA}}}$ V_{SS} 12 mA type $\frac{V_{CC} \ge 4.5 \text{ V}, \\ lot = 10.5 \text{ mA}}{V_{SS}}$ V_{SS} 12 mA type $\frac{V_{SS} = 4.5 \text{ V}, \\ lot = 10.5 \text{ mA}}{V_{SS}}$ V_{SS} 12 mA type $\frac{V_{SS} = 4.5 \text{ V}, \\ lot = 10.5 \text{ mA}}{V_{SS}}$ V_{SS} 11 mA type $\frac{V_{CC} \ge 4.5 \text{ V}, \\ lot = 3 \text{ mA}}{V_{SS}}$ V_{SS} I_{RU} $- 5 \text{ MA}$ V_{SS} I_{RU} $Pull$ -up pin $V_{CC} \ge 4.5 \text{ V}$ V_{SS} $V_{CC} = 4.5 \text{ V}$ $U_{SBVCCC1}, USBVCC2, USBVCC1, USBVCC1, ETHVCC, VSS, AVCC, AVSS, VSS, VCC2, AVSS, VSS, VCS, AVSS, VSS, VSS, VSS, VSS, VSS, VSS, V$	Symbol Pin Name Conditions Min Typ $A mA$ type $V_{CC} \ge 4.5 V,$ $Iot. = 4 mA$ V_{SS} - $4 mA$ type $\frac{V_{CC} \ge 4.5 V,}{Iot. = 2 mA}$ V_{SS} - $FTHV_{CC} \ge 4.5 V,$ $Iot. = 2 mA$ V_{SS} - $V_{CC} \ge 4.5 V,$ $Iot. = 2 mA$ V_{SS} - $V_{CC} \ge 4.5 V,$ $Iot. = 2 mA$ V_{SS} - $V_{CC} \ge 4.5 V,$ $Iot. = 4 mA$ V_{SS} - $V_{CC} \ge 4.5 V,$ $Iot. = 4 mA$ V_{SS} - $V_{CC} \ge 4.5 V,$ $Iot. = 12 mA$ V_{SS} - $V_{CC} \ge 4.5 V,$ $Iot. = 12 mA$ V_{SS} - $V_{CC} \ge 4.5 V,$ $Iot. = 10.5 mA$ V_{SS} - $V_{CC} \ge 4.5 V,$ $Iot. = 10.5 mA$ V_{SS} - $The pin doubled$ as USB I/O $USBV_{CC} \ge 4.5 V,$ $Iot. = 10.5 mA$ V_{SS} - $V_{CC} \ge 4.5 V,$ $Iot. = 2 mA$ V_{SS} - - I_{R} $V_{CC} \le 4.5 V,$ $Iot. = 2 mA$ V_{SS} - I_{C} $V_{CC} \le 4.5 V,$ $Iot. = 2 mA$ V_{SS} -	Symbol Pin Name Conditions Min Typ Max A mA type $V_{CC} \ge 4.5$ V, $I_{0L} = 4$ mA V_{SS} - 0.4 4 mA type $\frac{V_{CC} \ge 4.5$ V, $I_{0L} = 2$ mA V_{SS} - 0.4 $ETHV_{CC} \ge 4.5$ V, $I_{0L} = 2$ mA V_{SS} - 0.4 $RTHV_{CC} \ge 4.5$ V, $I_{0L} = 2$ mA V_{SS} - 0.4 $RTHV_{CC} \ge 4.5$ V, $I_{0L} = 2$ mA V_{SS} - 0.4 $V_{CC} \ge 4.5$ V, $I_{0L} = 4$ mA V_{SS} - 0.4 $V_{CC} \ge 4.5$ V, $I_{0L} = 4$ mA V_{SS} - 0.4 $I2$ mA type $V_{CC} \ge 4.5$ V, $I_{0L} = 4$ mA V_{SS} - 0.4 $I2$ mA type $V_{CC} \ge 4.5$ V, $I_{0L} = 12$ mA V_{SS} - 0.4 $I2$ mA type $U_{SS} U_{CC} \ge 4.5$ V, $I_{0L} = 12$ mA V_{SS} - 0.4 $I2$ mA type $U_{SS} U_{CC} \ge 4.5$ V, $I_{0L} = 12$ mA V_{SS} - 0.4 $U_{SS} U_{SS} U_{SS$	Symbol Pin Name Conditions Min Typ Max Unit Min Typ Max Min Typ Max Vic Vic

1: USBV_{CC}0 and USBV_{CC}1 are described as USBV_{CC}.




External Ready Input Timing


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Deremeter	Symphol	Pin Name	Conditions	Va	lue	Unit	Domorko
Parameter S	Symbol	Pin Name	Conditions	Min	Max	Unit	Remarks
MCLK↑ MRDY input setup time	trdyi	MCLK, MRDY	-	19	-	ns	

When RDY is input




■ When RDY is released











12.4.12 CSIO (SPI) Timing

Synchronous Serial (SPI = 0, SCINV = 0)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Demonster	0. mili al	Pin	O an all the set	Vcc <	4.5 V	Vcc≥4	4.5 V	11
Parameter	Symbol	Name	Conditions	Min	Max	Min	Мах	Unit
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	tscyc	SCKx		4t _{CYCP}	-	4t _{CYCP}	-	ns
SCK↓→SOT delay time	ts∟ovi	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
SIN→SCK↑ setup time	tı∨sнı	SCKx, SINx	Internal shift clock operation	50	-	30	-	ns
SCK∱→SIN hold time	t _{SHIXI}	SCKx, SINx		0	-	0	-	ns
Serial clock L pulse width	tslsh	SCKx	2<	2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	ns
Serial clock H pulse width	tshsl	SCKx		tcycp + 10	-	tcycp + 10	-	ns
SCK↓→SOT delay time	t SLOVE	SCKx, SOTx		-	50	-	30	ns
SIN→SCK↑ setup time	t _{IVSHE}	SCKx, SINx	External shift clock operation	10	-	10	-	ns
SCK∱→SIN hold time	tshixe	SCKx, SINx	operation	20	-	20	-	ns
SCK fall time	t⊧	SCKx		-	5	-	5	ns
SCK rise time	t _R	SCKx		-	5	-	5	ns

Notes:

- The above characteristics apply to CLK synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time. For more information about the APB bus number to which the multi-function serial is connected, see 1. S6E2G Series Block Diagram in this data sheet.
- These characteristics only guarantee the same relocate port number; for example, the combination of SCLKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_L = 30 \text{ pF}$.



Synchronous Serial (SPI = 0, SCINV = 1)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$


Parameter		Pin Name	Conditions	Vcc < 4.5 V		V _{CC} ≥ 4.5 V		
	Symbol			Min	Max	Min	Мах	Unit
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	tscyc	SCKx	Internal shift clock operation	4tcycp	-	4tcycp	-	ns
SCK∱→SOT delay time	t _{SHOVI}	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
SIN→SCK↓ setup time	tı∨s∟ı	SCKx, SINx		50	-	30	-	ns
SCK↓→SIN hold time	t _{SLIXI}	SCKx, SINx		0	-	0	-	ns
Serial clock L pulse width	tslsh	SCKx	External shift clock operation	2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	ns
Serial clock H pulse width	ts∺s∟	SCKx		tcycp + 10	-	tcycp + 10	-	ns
SCK∱→SOT delay time	t SHOVE	SCKx, SOTx		-	50	-	30	ns
SIN→SCK↓ setup time	t _{IVSLE}	SCKx, SINx		10	-	10	-	ns
SCK↓→SIN hold time	tslixe	SCKx, SINx		20	-	20	-	ns
SCK fall time	t⊧	SCKx		-	5	-	5	ns
SCK rise time	t _R	SCKx		-	5	-	5	ns

Notes:

- The above characteristics apply to CLK synchronous mode.

- t_{CYCP} indicates the APB bus clock cycle time. For more information about the APB bus number to which the multi-function serial is connected, see 1. S6E2G Series Block Diagram in this data sheet.
- These characteristics only guarantee the same relocate port number; for example, the combination of SCLKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_L = 30 \text{ pF}$.








12.4.18 JTAG Timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Pin Name	Conditions	Va	lue	Unit	Remarks
				Min	Max	Unit	
TMS, TDI setup time	tjtags	TCK, TMS, TDI	V _{CC} ≥ 4.5 V	15	-	ns	
			V_{CC} <4.5 V				
TMS, TDI hold time	tjtagh	TCK, TMS, TDI	V _{CC} ≥ 4.5 V	15	-	ns	
			Vcc <4.5 V				
TDO delay time	tjtagd	TCK, TDO	V _{CC} ≥ 4.5 V	-	25	ns	
			V_{CC} <4.5 V	-	45		

Note:


- When the external load capacitance $C_L = 30 \text{ pF}$.






Definition of 12-bit A/D Converter Terms

- Resolution: Analog variation that is recognized by an A/D converter.
- Integral nonlinearity: Deviation of the line between the zero-transition point (0b0000000000 ←→ 0b0000000001) and the full-scale transition point (0b1111111110 ←→ 0b111111111) from the actual conversion characteristics.
- Differential nonlinearity: Deviation from the ideal value of the input voltage that is required to change the output code by 1 LSB.





14. Package Dimensions





Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM[®] Cortex[®] Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory **Microcontrollers** cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic **Touch Sensing** cypress.com/touch **USB** Controllers cypress.com/usb Wireless/RF cypress.com/wireless

PSoC[®] Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries.

All other trademarks or registered trademarks referenced herein are the property of their respective owners.

© Cypress Semiconductor Corporation, 2015-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treates of the United States and other countries worldwide. Cypress reverse all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress systemes part rights rights in the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (s) cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.