

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Active
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	180MHz
Connectivity	CANbus, CSIO, EBI/EMI, Ethernet, I ² C, LINbus, SD, SmartCard, SPI, UART/USART, USB
Peripherals	DMA, I ² S, LVD, POR, PWM, WDT
Number of I/O	121
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	192K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 24x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/s6e2gm8hhagv2000a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

CYPRESS EMBEDDED IN TOMORROW

S6E2G Series

32-bit ARM[®] Cortex[®]-M4F FM4 Microcontroller

S6E2G Series are FM4 devices with up to 180 MHz CPU, 1 MB flash, 192 KB SRAM, 20x communication peripherals, 33x digital peripherals and 3x analog peripherals. They are designed for industrial automation and metering applications.


Devices in the S6E2G Series are highly integrated 32-bit microcontrollers with high performance and competitive cost. This series is based on the ARM Cortex-M4F processor with on-chip flash memory and SRAM. The series has peripherals such as motor control timers, A/D converters, and communications interfaces (USB, CAN, UART, CSIO (SPI), I²C, LIN). The products that are described in this data sheet are placed into TYPE5-M4 product categories in the "FM4 Family Peripheral Manual Main Part (002-04856)".

- 32-bit ARM Cortex-M4F Core □ Up to 180 MHz frequency operation
- On-chip Memories
 Flash memory: Up to 1024 Kbytes
 SRAM memory:
 - · SRAM0: up to 128 Kbytes
 - SRAM1: 32 Kbytes
 - SRAM2: 32 Kbytes
- Direct Memory Access (DMA) Controller (Eight Channels)
- Descriptor System Data Transfer Controller (DSTC); 256 channels
- External Bus Interface
- USB Interface (Max two channels): Host and Device
- CAN Interface (Max one channel) Available on S6E2GM and S6E2GH Devices Only
- Multi-function Serial Interface (Max 10 Channels)
 UART (Universal Asynchronous Receiver/Transmitter)
 Clock Synchronous Serial Interface (CSIO (SPI))
 Local Interconnect Network (LIN)
 Inter-Integrated Circuit (I²C)
 Inter-IC Sound (I²S)
- Base Timer (Max 16 channels)
- General Purpose I/O Port
 - □ Up to 121 high-speed general-purpose I/O ports in 144-pin package
 - □ Up to 153 high-speed general-purpose I/O ports in 176-pin package
- Multi-function Timer (Max two units)
- Real-Time Clock (RTC)
- Analog to Digital Converter (ADC) (Max 32 Channels)
- ■Dual Timer (32-/16-bit Down Counter)
- Quadrature Position/Revolution Counter (QPRC; Max two channels)

- Watch Counter
- External Interrupt Controller Unit
- Watchdog Timer (Two channels)
- Cyclic Redundancy Check (CRC) Accelerator
- SD Card Interface Available on S6E2GM, S6E2GH, and S6E2GK Devices Only
- Ethernet-MAC Available on S6E2GM, S6E2GK, and S6E2G2 Devices only
- Smartcard Interface (Max 2 channels)
- Five Clock Sources
- Six Reset Sources
- Clock Supervisor (CSV)
- Low-Voltage Detector (LVD)
- Six Low-power Consumption Modes
 Sleep
 Timer
 RTC
 Stop
 Deep standby RTC
 Deep standby stop
- Peripheral Clock Gating System
- Crypto Assist Function
- Debug
- □ Serial wire JTAG debug port (SWJ-DP)
- Embedded trace macrocells (ETM) provide comprehensive debug and trace facilities.
 AHB trace macrocells (HTM)
- 41-bit Unique ID
- Wide range voltage: VCC = 2.7 to 5.5 V



LQP176



Note:

- Only the GPIO function is shown on GPIO pins. See the table in Pin Descriptions for the full, multiplexed signal name.





Pin N	umber	Din Nama	I/O	Pin State	
LQFP-176	LQFP-144	Pin Name	Circuit Type	Туре	
		P29			
		AN25			
119	95	SCK5_0	F	М	
113		(SCL5_0)			
		INT09_2			
		MAD13_0			
		P28			
	_	AN26			
120	96	SOT5_0 (SDA5_0)	F	М	
	Γ	INT10_2			
		MAD14_0			
		P27			
		AN27			
121	97	SIN5_0	F	М	
		INT24_0			
		MAD15_0			
		P26			
	-	ADTG_6			
122	98	TIOA6_2	E	М	
		INT11_2			
		MAD16_0			
		P25			
	-	AN28		М	
123	99	TIOB6_2	F		
	-	INT25_0			
	-	MAD17_0			
		P24			
40.4	400	AN29	_		
124	100	TIOA13_1	F	L	
		MAD18_0			
		P23			
		UHCONX1			
125	101	AN30	F	L	
120		SCK0_0	F	L	
		(SCL0_0)			
		TIOB13_1			
		P22	_		
		AN31			
126	102	SOT0_0 (SDA0_0)	E	М	
	ļ Ē	INT26_0			





Pin N	umber	D . N	!/O	Pin State	
LQFP-176	LQFP-144	Pin Name	Circuit Type	Туре	
		P21			
		ADTG_4			
127	103	SIN0_0	I	K	
		INT27_0			
		CROUT_0			
		P20			
128	104	NMIX	I	F	
		WKUP0			
129	105	USBVCC1	-	-	
130	106	P82	н	R	
130	100	UDM1	11	N	
131	107	P83	н	R	
151	107	UDP1		IX	
132	108	VSS	-	-	
133	109	VCC	-	-	
134	110	P00	E	G	
134	110	TRSTX	L	9	
		P01			
135	111	TCK	E	G	
		SWCLK			
136	112	P02	E	G	
130	112	TDI	L	9	
		P03			
137	113	TMS	E	G	
		SWDIO			
		P04	_		
138	114	TDO	E	G	
		SWO			
		P90	_		
		RTO10_1			
139		(PPG10_1)	E	к	
		TIOB0_1	-		
		INT12_1	4		
		IC0_CLK_1	-		
		P91	-		
		SIN5_1	-		
140	-	RTO11_1 (PPG11_1)	Е	к	
		TIOB1_1			
	[INT13_1			
		IC0_VCC_1			





Pin N	umber	Din Nome	I/O Circuit	Pin State		
LQFP-176	LQFP-144	Pin Name	Circuit Type	Туре		
		P6E				
		ADTG_5				
166	136	SCK4_1 (SCL4_1)	Е	W		
		INT29_0				
		E_PPS				
407		P65	F			
167		INT28_1	E	K		
		P64				
168	-	CTS4_0	I	к		
		INT29_1				
		P63				
		ADTG_3				
169	137	RTS4_0	L	к		
		INT30_0		1		
		MOEX_0				
		P62				
		SCK4_0				
170	138	(SCL4_0)	L	I.		
		TIOB7_2				
		MWEX_0				
		P61				
		UHCONX0				
		SOT4_0 (SDA4_0)				
171	139	TIOA7_2	L	I		
		MALE_0				
		RTCCO_0				
		SUBOUT_0				
		P60				
470	1.10	SIN4_0	_	0		
172	140	INT31_0	- 1	Q		
		WKUP3				
173	141	USBVCC0	-	-		
474	1.10	P80		D		
174	142	UDM0	H	R		
4	4.42	P81		5		
175	143	UDP0	H	R		
176	144	VSS	-	-		





Madula	Dia Mara	Franction	Pin N	umber
Module	Pin Name	Function	LQFP 176	LQFP 144
	P70		67	57
	P71		68	58
	P72		69	59
	P73		70	60
	P74		71	61
	P75	General-purpose I/O port 7	72	62
	P76		73	63
	P77	General-purpose I/O port 7 General-purpose I/O port 8 General-purpose I/O port 9 General-purpose I/O port 9 General-purpose I/O port 4 Ge	74	64
	P78		75	65
	P79		76	66
	P7A		77	67
	P80		174	142
	P81		175	143
	P82	General-purpose I/O port 8	130	106
	P83		Lupp 176 Lup 67 68 69 70 71 72 73 71 71 72 73 74 75 76 76 77 77 72 73 74 75 76 76 77 174 75 76 175 76 131 131 139 140 141 141 141 142 143 144 141 143 144 5 5 6 7 8 9 144 15 16 141 15 16 17 18 19 19	107
	P90		139	-
	P91		140	-
	P92		141	-
GPIO	P90 P91 P92	General-purpose I/O port 9	142	-
	P94		eral-purpose I/O port 7 $ \begin{array}{c c} 71 \\ 72 \\ 73 \\ 74 \\ 75 \\ 76 \\ 76 \\ 77 \\ 174 \\ 175 \\ 174 \\ 175 \\ 130 \\ 131 \\ 131 \\ 139 \\ 140 \\ 141 \\ 142 \\ 143 \\ 144 \\ 144 \\ 2 \\ 143 \\ 144 \\ 144 \\ 5 \\ 6 \\ 7 \\ 8 \\ 9 \\ 16 \\ 16 \\ \end{array} $	-
	P95		144	-
	PA0		2	2
	PA1		3	3
	PA2		4	4
	PA3		5	5
	PA4		6	6
	PA5		7	7
	PA6	7	8	8
	PA7		9	9
	PA8	General-purpose I/O port A		10
	PA9	1	14	11
	PAA	1		12
	PAB	1	16	13
	PAB PAC	1		14
	PAD	1		15
	PAE	1	19	16
	PAF			17



Latch-Up

Semiconductor devices are constructed by the formation of p-type and n-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic pnpn junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred milliamps to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- 1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- 2. Be sure that abnormal current flows do not occur during the power-on sequence.

Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

Fail-Safe Design

As previously mentioned, all semiconductor devices have inherent rates of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

8.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress' recommended conditions. For detailed information about mount conditions, contact your sales representative.

Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.


Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.



Using an External Clock

When using an external clock as an input of the main clock, set X0/X1 to the external clock input, and input the clock to X0. X1(PE3) can be used as a general-purpose I/O port. Similarly, when using an external clock as an input of the sub clock, set X0A/X1A to the external clock input and input the clock to X0A. X1A (P47) can be used as a general-purpose I/O port.




Handling When Using Multi-Function Serial Pin as I²C Pin

If the application uses the multi-function serial pin as an I²C pin, the P-channel transistor of the digital output must be disabled. I²C pins need to conform to electrical limitations like other pins, however, and avoid connecting to live external systems with the MCU power off.

C Pin

Devices in this series contain a regulator. Be sure to connect a smoothing capacitor (Cs) for the regulator between the C pin and the GND pin. Please use a ceramic capacitor or a capacitor of equivalent frequency characteristics as a smoothing capacitor. Some laminated ceramic capacitors have a large capacitance variation due to thermal fluctuation. Please select a capacitor that meets the specifications in the operating conditions to use by evaluating the temperature characteristics of the device. A smoothing capacitor of about 4.7 μ F would be recommended for this series.



Mode Pins (MD0)

Connect the MD pin (MD0) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistance stays low, the distance between the mode pins and VCC pins or VSS pins is as short as possible, and the connection impedance is low when the pins are pulled up/down such as for switching the pin level and rewriting the flash memory data. This is important to prevent the device from erroneously switching to test mode as a result of noise.



Demonster	O mark at	Pin	O a malliti a m	_	F *4	Va	lue	Unit	Dementer	
Parameter	Symbol	Name	Conditions	5	Frequency*4	Typ*1	Max* ²	Unit	Remarks	
					72 MHz	54	112	mA		
					60 MHz	47	105	mA		
					48 MHz	39	97	mA		
			*5	36 MHz	31	89	mA	*3		
				*5	24 MHz	23	81	mA	When all peripheral clocks are on	
				12 MHz	14	72	mA			
				8 MHz	11	69	mA			
Power		VCC	Normal operation *6,*7 (PLL)		4 MHz	7.2	65	mA		
supply current	Icc				72 MHz	37	95	mA		
ounon					60 MHz	33	91	mA		
					48 MHz	28	86	mA		
					36 MHz	23	81	mA	*3	
				*5	24 MHz	17	75	mA	When all peripheral clocks are off	
				12 MHz	11	69	mA			
					8 MHz	8.3	66	mA		
					4 MHz	5.9	63	mA]	

Table 12-3 Typical and Maximum Current Consumption in Normal Operation (PLL), Code with Data Accessing Running from Flash Memory (Flash 0 Wait-Cycle Mode and Read Access 0 Wait)

1: $T_A = +25 \text{ °C}$, $V_{CC} = 3.3 \text{ V}$

2: T_J = +125 °C, V_{CC} = 5.5 V

3: When all ports are input and are fixed at 0

4: Frequency is a value of HCLK when PCLK0 = PCLK1 = PCLK2 = HCLK

5: When operating flash 0 wait-cycle mode and read access 0 wait (FRWTR.RWT = 00, FBFCR.SD = 000)

6: With data access to a MainFlash memory.

7: When using the crystal oscillator of 4 MHz (including the current consumption of the oscillation circuit)




12.4.2 Sub Clock Input Characteristics

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Devementer	Cumula al	Pin	Conditions		Value		Unit	Domorko	
Parameter	Symbol	Name Conditions		Min	Тур	Typ Max		Remarks	
Input frequency	1/t _{CYLL}		-	-	32.768	-	kHz	When crystal oscillator is connected *	
	TREFLE	X0A,	-	32	-	100	kHz	When using external clock	
Input clock cycle	tcyll	X1A	-	10	-	31.25	μs	When using external clock	
Input clock pulse width	-		Pwн/tcyll, Pwl/tcyll	45	-	55	%	When using external clock	

*: For more information about crystal oscillator, see Sub crystal oscillator in 9. Handling Devices.



12.4.3 Built-In CR Oscillation Characteristics

Built-In High-speed CR

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Devementer	Cumhal	mbol Conditions		Value		11	Bernardes	
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Remarks	
Clock frequency		T _J = - 20°C to + 105°C	3.92	4	4.08		\A/h and triver and *1	
	f _{CRH}	$T_{J} = -40^{\circ}C \text{ to } + 125^{\circ}C$	3.88	4	4.12	MHz	When trimmed *1	
		T _J = - 40°C to + 125°C	2.9	4	5		When not trimmed	
Frequency stabilization time	tcrwt	-	-	-	30	μs	*2	

1: In the case of using the values in CR trimming area of flash memory at shipment for frequency/temperature trimming

2: This is the time to stabilize the frequency of the High-speed CR clock after setting trimming value. During this period, it is able to use the High-speed CR clock as a source clock.

Built-In Low-speed CR

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Condition		Value Unit		Unit	Remarks
Parameter	Symbol	Condition	Min			Reillarks	
Clock frequency	fcrl	-	50	100	150	kHz	



12.4.10 External Bus Timing


External Bus Clock Output Characteristics

Deremeter	Symphol	Din Nome	Conditions	Va	lue	l Init	Domorko
Parameter	Symbol Pin Name	Conditions	Min	Max	Unit	Remarks	
Output frequency	t CYCLE	MCLKOUT ^{*1}		-	50 ^{*2}	MHz	

1: The external bus clock (MCLKOUT) is a divided clock of HCLK.

For more information about setting of clock divider, see Chapter 14: External Bus Interface in FM4 Family Peripheral Manual Main Part (002-04856).


2: Generate MCLKOUT at setting more than four divisions when the AHB bus clock exceeds 100 MHz.




External Bus Signal I/O Characteristics

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Conditions	Value	Unit	Remarks
Signal input characteristics	Vih		0.8 × Vcc	V	
Signal input characteristics	VIL		0.2 × V _{CC}	V	
	V _{OH}	-	0.8 × V _{CC}	V	
Signal output characteristics	V _{OL}		0.2 × V _{CC}	V	









Multiplexed Bus Access Synchronous SRAM Mode


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Cumple of	Pin Name	Conditions	Val	Unit	Domorko	
Parameter	Symbol	Pin Name	Conditions	Min	Max	Unit	Remarks
MALE delay time	t _{CHAL}	MCLK,	-	1	9		
	t _{CHAH}	MALE	-	1	9		
MCLK ↑ →Multiplexed address delay time	tchmad∨	MCLK,	-	1	top	ns	
MCLK ↑ →Multiplexed data output time	tchmadx.	MADATA[31: 0]	-	1	top	ns	

Note:


_

When the external load capacitance $C_L = 30 \ pF$











12.4.12 CSIO (SPI) Timing

Synchronous Serial (SPI = 0, SCINV = 0)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$


Demonster	0 mil al	Pin Name	O an all the ma	Vcc <	4.5 V	V _{CC} ≥ 4.5 V		
Parameter	Symbol		Conditions	Min	Max	Min	Мах	Unit
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	t _{SCYC}	SCKx		4t _{CYCP}	-	4t _{CYCP}	-	ns
SCK↓→SOT delay time	tslovi	SCKx, SOTx	Internal shift clock operation	- 30	+ 30	- 20	+ 20	ns
SIN→SCK↑ setup time	tıvsнı	SCKx, SINx		50	-	30	-	ns
SCK∱→SIN hold time	t _{SHIXI}	SCKx, SINx		0	-	0	-	ns
Serial clock L pulse width	tslsh	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	ns
Serial clock H pulse width	tshsl	SCKx	External shift clock operation	t _{CYCP} + 10	-	tcycp + 10	-	ns
SCK↓→SOT delay time	t SLOVE	SCKx, SOTx		-	50	-	30	ns
SIN→SCK↑ setup time	t _{IVSHE}	SCKx, SINx		10	-	10	-	ns
SCK∱→SIN hold time	tshixe	SCKx, SINx		20	-	20	-	ns
SCK fall time	tF	SCKx		-	5	-	5	ns
SCK rise time	t _R	SCKx]	-	5	-	5	ns

Notes:

- The above characteristics apply to CLK synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time. For more information about the APB bus number to which the multi-function serial is connected, see 1. S6E2G Series Block Diagram in this data sheet.
- These characteristics only guarantee the same relocate port number; for example, the combination of SCLKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_L = 30 \text{ pF}$.









When Using High-Speed Synchronous Serial Chip Select (SCINV = 1, CSLVL = 0)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Devemator	0. multi al	Ormalitiene	Vcc <	4.5 V	V _{cc} ≥	Unit	
Parameter	Symbol	Conditions	Min	Мах	Min	Min Max	
SCS↓→SCK↓ setup time	up time tcssi (*1)-20 (*1)+0		(*1)+0	(*1)-20	(*1)+0	ns	
SCK↑→SCS↓ hold time	tсsні	Internal shift clock	(*2)+0	(*2)+20	(*2)+0	(*2)+20	ns
SCS deselect time	tcsdi	operation	(*3)-20 +5t _{СҮСР}	(*3)+20 +5t _{СҮСР}	(*3)-20 +5t _{СҮСР}	(*3)+20 +5t _{СҮСР}	ns
SCS↑→SCK↑ setup time	t _{CSSE}		3t _{CYCP} +15	-	3t _{CYCP} +15	-	ns
SCK↓→SCS↓ hold time	tcshe	External shift clock	0	-	0	-	ns
SCS deselect time	tcsde		3tcycp+15	-	3tcycp+15	-	ns
SCS↑→SOT delay time	tDSE	operation	-	40	-	40	ns
SCS↓→SOT delay time	tdee		0	-	0	-	ns

(*1): CSSU bit valuexserial chip select timing operating clock cycle [ns]

(*2): CSHD bit valuexserial chip select timing operating clock cycle [ns]

(*3): CSDS bit valuexserial chip select timing operating clock cycle [ns]


Notes:

- tcycp indicates the APB bus clock cycle time. For more information about the APB bus number to which the multi-function serial is connected, see 1. S6E2G Series Block Diagram in this data sheet.
- For more information about CSSU, CSHD, CSDS, and the serial chip select timing operating clock, see FM4 Family Peripheral Manual Main Part (002-04856).
- When the external load capacitance $C_L = 30 \text{ pF}$.



■ Total error: A difference between actual value and theoretical value.

The overall error includes zero-transition voltage, full-scale transition voltage and linearity error.





12.8 MainFlash Memory Write/Erase Characteristics

 $(V_{CC} = 2.7V \text{ to } 5.5V)$

Parameter		Value			11	Demoder	
		Min	Тур	Max	Unit	Remarks	
		0.7	3.7	s	Includes write time prior to internal		
Sector erase time	Small Sector	-	0.3	1.1	S	erase	
Half word (16-bit)	Write cycles < 100 times		12	100	μs	Not including system-level overhead	
write time	Write cycles > 100 times	-		200		time	
Chip erase time*		-	13.6	68	S	Includes write time prior to internal erase	

 $\ensuremath{^*\!:}$ It indicates the chip erase time of 1MB MainFlash memory

For devices with 1.5 MB or 2 MB of MainFlash memory, two erase cycles are required.

See 3.2.2 Command Operating Explanations and 3.3.3 Flash Erase Operation in this product's Flash Programming Manual for the detail.

Write Cycles and Data Retention Time

Erase/Write Cycles (Cycle)	Data Retention Time (Year)				
1,000	20*				
10,000	10*				
100,000	5*				

*: This value comes from the technology qualification (using Arrhenius equation to translate high temperature acceleration test result into average temperature value at + 85°C).



Internal Resource RST Internal RST RST Active tront CPU Operation Start

Example of Standby Recovery Operation (when in Internal Resource Reset Recovery*)

*: Depending on the low-power consumption mode, the reset issue from the internal resource is not included in the recovery cause.

Notes:

- The return factor is different in each low power consumption mode.
 See Chapter 6: Low Power Consumption mode and Operations of Standby modes in "FM4 Family Peripheral Manual Main Part (002-04856).
- The recovery process is unique for each operating mode. See Chapter 6: Low Power Consumption mode in FM4 Family Peripheral Manual Main Part (002-04856).
- When the power-on reset/low-voltage detection reset, they are not included in the return factor. See 12.4.8 Power-On Reset Timing.
- In recovering from reset, CPU changes to High-speed Run mode. In the case of using the main clock and PLL clock, they need further main clock oscillation stabilization wait time and oscillation stabilization wait time of Main PLL clock.
- Internal resource reset indicates Watchdog reset and CSV reset.