



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Not For New Designs
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	100MHz
Connectivity	CANbus, EBI/EMI, I <sup>2</sup> C, IrDA, SD, SPI, UART/USART, USB, USB OTG
Peripherals	DMA, I <sup>2</sup> S, LVD, POR, PWM, WDT
Number of I/O	52
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 27x16b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-FQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mk20dx256zvlk10

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 3.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:


- Operating ratings apply during operation of the chip.
- Handling ratings apply when the chip is not powered.

## 3.4.1 Example

This is an example of an operating rating:

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	1.0 V core supply voltage	-0.3	1.2	V


# 3.5 Result of exceeding a rating



Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
I <sub>IND</sub>	Input leakage current, digital pins					4, 5
	• V <sub>DD</sub> < V <sub>IN</sub> < 5.5 V	-	1	50	μA	
Z <sub>IND</sub>	Input impedance examples, digital pins					4, 7
	• V <sub>DD</sub> = 3.6 V	_	—	48	kΩ	
	• V <sub>DD</sub> = 3.0 V	_	—	55	kΩ	
	• V <sub>DD</sub> = 2.5 V	_	—	57	kΩ	
	• V <sub>DD</sub> = 1.7 V	_		85	kΩ	
R <sub>PU</sub>	Internal pullup resistors	20	35	50	kΩ	8
R <sub>PD</sub>	Internal pulldown resistors	20	35	50	kΩ	9

Table 4. Voltage and current operating behaviors (continued)

- 1. Typical values characterized at  $25^{\circ}$ C and VDD = 3.6 V unless otherwise noted.
- 2. Open drain outputs must be pulled to  $V_{\text{DD}}.$
- 3. Analog pins are defined as pins that do not have an associated general purpose I/O port function.
- 4. Digital pins have an associated GPIO port function and have 5V tolerant inputs, except EXTAL and XTAL.
- 5. Internal pull-up/pull-down resistors disabled.
- 6. Characterized, not tested in production.
- 7. Examples calculated using  $V_{IL}$  relation,  $V_{DD}$ , and max  $I_{IND}$ :  $Z_{IND}=V_{IL}/I_{IND}$ . This is the impedance needed to pull a high signal to a level below  $V_{IL}$  due to leakage when  $V_{IL} < V_{IN} < V_{DD}$ . These examples assume signal source low = 0 V.
- 8. Measured at V<sub>DD</sub> supply voltage = V<sub>DD</sub> min and Vinput = V<sub>SS</sub>
- 9. Measured at  $V_{DD}$  supply voltage =  $V_{DD}$  min and Vinput =  $V_{DD}$



## 5.2.4 Power mode transition operating behaviors

All specifications except  $t_{POR}$ , and VLLSx $\rightarrow$ RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 100 MHz
- Bus clock = 50 MHz
- FlexBus clock = 50 MHz
- Flash clock = 25 MHz
- MCG mode: FEI

K20 Sub-Family Data Sheet Data Sheet, Rev. 7, 02/2013.

Symbol	Description	Min.	Max.	Unit	Notes
t <sub>POR</sub>	After a POR event, amount of time from the point $V_{DD}$ reaches 1.71 V to execution of the first instruction across the operating temperature range of the chip.			μs	1
	• $V_{DD}$ slew rate $\ge 5.7$ kV/s	—	300		
	<ul> <li>V<sub>DD</sub> slew rate &lt; 5.7 kV/s</li> </ul>	_	1.7 V / (V <sub>DD</sub> slew rate)		
	• VLLS1 → RUN	_	134	μs	
	VLLS2 → RUN	_	96	μs	
	• VLLS3 → RUN		96	μs	
	• LLS → RUN		6.2	μs	
	VLPS → RUN		5.9	μs	
	• STOP → RUN	_	5.9	μs	

### Table 5. Power mode transition operating behaviors

1. Normal boot (FTFL\_OPT[LPBOOT]=1)

# 5.2.5 Power consumption operating behaviors

 Table 6. Power consumption operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DDA</sub>	Analog supply current		—	See note	mA	1
I <sub>DD_RUN</sub>	Run mode current — all peripheral clocks disabled, code executing from flash					2
	• @ 1.8V	—	45	70	mA	
	• @ 3.0V	—	47	72	mA	
I <sub>DD_RUN</sub>	Run mode current — all peripheral clocks enabled, code executing from flash					3, 4
	• @ 1.8V	_	61	85	mA	
	• @ 3.0V					
	• @ 25°C		63	71	mA	
	• @ 125°C	—	72	87	mA	
I <sub>DD_WAIT</sub>	Wait mode high frequency current at 3.0 V — all peripheral clocks disabled	_	35	_	mA	2
I <sub>DD_WAIT</sub>	Wait mode reduced frequency current at 3.0 V — all peripheral clocks disabled	—	15	—	mA	5
I <sub>DD_VLPR</sub>	Very-low-power run mode current at 3.0 V — all peripheral clocks disabled	—	N/A	—	mA	6

Table continues on the next page...

- 2.  $V_{DD}$  = 3.3 V,  $T_A$  = 25 °C,  $f_{OSC}$  = 12 MHz (crystal),  $f_{SYS}$  = 96 MHz,  $f_{BUS}$  = 48MHz
- 3. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions TEM Cell and Wideband TEM Cell Method

## 5.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- 1. Go to www.freescale.com.
- 2. Perform a keyword search for "EMC design."

## 5.2.8 Capacitance attributes

#### Table 8. Capacitance attributes

Symbol	Description	Min.	Max.	Unit
C <sub>IN_A</sub>	Input capacitance: analog pins	—	7	pF
C <sub>IN_D</sub>	Input capacitance: digital pins		7	pF

# 5.3 Switching specifications

## 5.3.1 Device clock specifications

### Table 9. Device clock specifications

Symbol	Description	Min.	Max.	Unit	Notes
	Normal run mode	e			
f <sub>SYS</sub>	System and core clock	—	100	MHz	
f <sub>SYS_USB</sub>	System and core clock when Full Speed USB in operation	20	_	MHz	
f <sub>BUS</sub>	Bus clock	—	50	MHz	
FB_CLK	FlexBus clock	—	50	MHz	
f <sub>FLASH</sub>	Flash clock	—	25	MHz	
f <sub>LPTMR</sub>	LPTMR clock	—	25	MHz	

- 2. Determined according to JEDEC Standard JESD51-8, Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board.
- 3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
- 4. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions Natural Convection (Still Air).

# 6 Peripheral operating requirements and behaviors

## 6.1 Core modules

## 6.1.1 Debug trace timing specifications

### Table 12. Debug trace operating behaviors

Symbol	Description	Min.	Max.	Unit
T <sub>cyc</sub>	Clock period	Frequency	MHz	
T <sub>wl</sub>	Low pulse width	2	—	ns
T <sub>wh</sub>	High pulse width	2		ns
Tr	Clock and data rise time	—	3	ns
T <sub>f</sub>	Clock and data fall time	—	3	ns
Ts	Data setup	3	—	ns
T <sub>h</sub>	Data hold	2		ns




Figure 3. TRACE\_CLKOUT specifications





Figure 4. Trace data specifications





# 6.2 System modules

There are no specifications necessary for the device's system modules.

## 6.3 Clock modules

## 6.3.1 MCG specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>ints_ft</sub>	Internal reference frequency (slow clock) — factory trimmed at nominal VDD and 25 °C	_	32.768	—	kHz	
f <sub>ints_t</sub>	Internal reference frequency (slow clock) — user trimmed — over fixed voltage and temperature range of 0–70°C	31.25	_	38.2	kHz	
$\Delta_{fdco\_res\_t}$	Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM and SCFTRIM	_	± 0.3	± 0.6	%f <sub>dco</sub>	1
$\Delta f_{dco_t}$	Total deviation of trimmed average DCO output frequency over fixed voltage and temperature range of 0–70°C	_	± 1.5	± 4.5	%f <sub>dco</sub>	1
f <sub>intf_ft</sub>	Internal reference frequency (fast clock) — factory trimmed at nominal VDD and 25°C	—	4	_	MHz	
f <sub>intf_t</sub>	Internal reference frequency (fast clock) — user trimmed at nominal VDD and 25 °C	3	_	5	MHz	
f <sub>loc_low</sub>	Loss of external clock minimum frequency — RANGE = 00	(3/5) x f <sub>ints_t</sub>		_	kHz	
f <sub>loc_high</sub>	Loss of external clock minimum frequency — RANGE = 01, 10, or 11	(16/5) x f <sub>ints_t</sub>	_	—	kHz	
	FI	L	•			
f <sub>fll_ref</sub>	FLL reference frequency range	31.25	_	39.0625	kHz	

### Table 15. MCG specifications

Table continues on the next page...

Symbol	Description		Min.	Тур.	Max.	Unit	Notes
f <sub>dco</sub>	DCO output frequency range	Low range (DRS=00) 640 × f <sub>fll ref</sub>	20	20.97	25	MHz	2, 3
		Mid range (DRS=01) 1280 × f <sub>fll ref</sub>	40	41.94	50	MHz	-
		Mid-high range (DRS=10) $1920 \times f_{fill ref}$	60	62.91	75	MHz	
		High range (DRS=11) 2560 × $f_{fil_ref}$	80	83.89	100	MHz	
dco_t_DMX32	DCO output frequency	Low range (DRS=00) 732 × f <sub>fll_ref</sub>		23.99	—	MHz	4, 5
		Mid range (DRS=01) 1464 × f <sub>flLref</sub>		47.97	—	MHz	
		Mid-high range (DRS=10) 2197 × f <sub>fll_ref</sub>		71.99	_	MHz	
		High range (DRS=11) 2929 × f <sub>fll_ref</sub>	_	95.98	_	MHz	-
J <sub>cyc_fll</sub>	FLL period jitter		_	180	_	ps	
	<ul> <li>f<sub>VCO</sub> = 48 MI</li> <li>f<sub>VCO</sub> = 98 MI</li> </ul>		_	150	_		
t <sub>fll_acquire</sub>	FLL target frequer	cy acquisition time	_		1	ms	6
		P	LL				
$f_{vco}$	VCO operating fre	quency	48.0	_	100	MHz	
I <sub>pll</sub>	PLL operating curr PLL @ 96 N 2 MHz, VDIV	rent IHz (f <sub>osc_hi_1</sub> = 8 MHz, f <sub>pll_ref</sub> = / multiplier = 48)	_	1060	—	μA	7
I <sub>pll</sub>	PLL operating curi PLL @ 48 N 2 MHz, VDIV	rent IHz (f <sub>osc_hi_1</sub> = 8 MHz, f <sub>pll_ref</sub> = / multiplier = 24)	_	600	_	μA	7
f <sub>pll_ref</sub>	PLL reference free	luency range	2.0		4.0	MHz	
J <sub>cyc_pll</sub>	PLL period jitter (F	RMS)					8
	• f <sub>vco</sub> = 48 MH	z	_	120		ps	
	• f <sub>vco</sub> = 100 M	Hz	_	50	_	ps	
J <sub>acc_pll</sub>	PLL accumulated	jitter over 1µs (RMS)					8
400_pii	• f <sub>vco</sub> = 48 MH		_	1350		ps	
	• f <sub>vco</sub> = 100 M		_	600		ps	
D <sub>lock</sub>	Lock entry frequer	ncy tolerance	± 1.49		± 2.98	%	
D <sub>unl</sub>	Lock exit frequenc	-	± 4.47		± 5.97	%	
t <sub>pll_lock</sub>	Lock detector dete	-	_		$150 \times 10^{-6}$ + 1075(1/ f <sub>pll_ref</sub> )	S	9

## Table 15. MCG specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
R <sub>F</sub>	Feedback resistor — low-frequency, low-power mode (HGO=0)	—	_	—	MΩ	2, 4
	Feedback resistor — low-frequency, high-gain mode (HGO=1)	—	10		MΩ	
	Feedback resistor — high-frequency, low-power mode (HGO=0)	—	-		MΩ	
	Feedback resistor — high-frequency, high-gain mode (HGO=1)	—	1		MΩ	
R <sub>S</sub>	Series resistor — low-frequency, low-power mode (HGO=0)	—	-	_	kΩ	
	Series resistor — low-frequency, high-gain mode (HGO=1)	—	200		kΩ	
	Series resistor — high-frequency, low-power mode (HGO=0)	—	-		kΩ	
	Series resistor — high-frequency, high-gain mode (HGO=1)					
		_	0	_	kΩ	
$V_{pp}^{5}$	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)	_	V <sub>DD</sub>	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1)	_	V <sub>DD</sub>	_	V	

### Table 16. Oscillator DC electrical specifications (continued)

1. V<sub>DD</sub>=3.3 V, Temperature =25 °C

2. See crystal or resonator manufacturer's recommendation

3. C<sub>x</sub>,C<sub>y</sub> can be provided by using either the integrated capacitors or by using external components.

4. When low power mode is selected, R<sub>F</sub> is integrated and must not be attached externally.

5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

### 6.3.2.2 Oscillator frequency specifications Table 17. Oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>osc_lo</sub>	Oscillator crystal or resonator frequency — low frequency mode (MCG_C2[RANGE]=00)	32	_	40	kHz	
f <sub>osc_hi_1</sub>	Oscillator crystal or resonator frequency — high frequency mode (low range) (MCG_C2[RANGE]=01)	3		8	MHz	

Table continues on the next page...

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes		
t <sub>nvmretd1k</sub>	Data retention after up to 1 K cycles	20	100	—	years			
n <sub>nvmcycd</sub>	Cycling endurance	10 K	50 K	—	cycles	2		
	FlexRAM as EEPROM							
t <sub>nvmretee100</sub>	Data retention up to 100% of write endurance	5	50	_	years			
t <sub>nvmretee10</sub>	Data retention up to 10% of write endurance	20	100	—	years			
	Write endurance					3		
n <sub>nvmwree16</sub>	<ul> <li>EEPROM backup to FlexRAM ratio = 16</li> </ul>	35 K	175 K	_	writes			
n <sub>nvmwree128</sub>	<ul> <li>EEPROM backup to FlexRAM ratio = 128</li> </ul>	315 K	1.6 M	_	writes			
n <sub>nvmwree512</sub>	<ul> <li>EEPROM backup to FlexRAM ratio = 512</li> </ul>	1.27 M	6.4 M	_	writes			
n <sub>nvmwree4k</sub>	• EEPROM backup to FlexRAM ratio = 4096	10 M	50 M	_	writes			
n <sub>nvmwree32k</sub>	<ul> <li>EEPROM backup to FlexRAM ratio = 32,768</li> </ul>	80 M	400 M		writes			

Table 23. NVM reliability specifications (continued)

 Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25°C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.

2. Cycling endurance represents number of program/erase cycles at -40°C  $\leq$  T<sub>j</sub>  $\leq$  125°C.

3. Write endurance represents the number of writes to each FlexRAM location at -40°C ≤Tj ≤ 125°C influenced by the cycling endurance of the FlexNVM (same value as data flash) and the allocated EEPROM backup per subsystem. Minimum and typical values assume all byte-writes to FlexRAM.

## 6.4.1.5 Write endurance to FlexRAM for EEPROM

When the FlexNVM partition code is not set to full data flash, the EEPROM data set size can be set to any of several non-zero values.

The bytes not assigned to data flash via the FlexNVM partition code are used by the flash memory module to obtain an effective endurance increase for the EEPROM data. The built-in EEPROM record management system raises the number of program/erase cycles that can be attained prior to device wear-out by cycling the EEPROM data through a larger EEPROM NVM storage space.

While different partitions of the FlexNVM are available, the intention is that a single choice for the FlexNVM partition code and EEPROM data set size is used throughout the entire lifetime of a given application. The EEPROM endurance equation and graph shown below assume that only one configuration is ever used.

Writes\_subsystem = 
$$\frac{\text{EEPROM} - 2 \times \text{EEESPLIT} \times \text{EEESIZE}}{\text{EEESPLIT} \times \text{EEESIZE}} \times \text{Write_efficiency} \times n_{\text{nvmcycd}}$$

where

• Writes\_subsystem — minimum number of writes to each FlexRAM location for subsystem (each subsystem can have different endurance)

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
C <sub>rate</sub>	ADC conversion	16-bit mode					5
	rate	No ADC hardware averaging	37.037	—	461.467	Ksps	
		Continuous conversions enabled, subsequent conversion time					

 Table 27.
 16-bit ADC operating conditions (continued)

- 1. Typical values assume  $V_{DDA}$  = 3.0 V, Temp = 25 °C,  $f_{ADCK}$  = 1.0 MHz, unless otherwise stated. Typical values are for reference only, and are not tested in production.
- 2. DC potential difference.
- This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had < 8 Ω analog source resistance. The R<sub>AS</sub>/C<sub>AS</sub> time constant should be kept to < 1 ns.</li>
- 4. To use the maximum ADC conversion clock frequency, the ADHSC bit must be set and the ADLPC bit must be clear.
- 5. For guidelines and examples of conversion rate calculation, download the ADC calculator tool.




Figure 13. ADC input impedance equivalency diagram

### 6.6.1.2 16-bit ADC electrical characteristics Table 28. 16-bit ADC characteristics (V<sub>REFH</sub> = V<sub>DDA</sub>, V<sub>REFL</sub> = V<sub>SSA</sub>)

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
I <sub>DDA_ADC</sub>	Supply current		0.215		1.7	mA	3


Table continues on the next page ...

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
EIL	Input leakage error			$I_{In} \times R_{AS}$		mV	I <sub>In</sub> = leakage current
							(refer to the MCU's voltage and current operating ratings)
	Temp sensor slope	Across the full temperature range of the device	1.55	1.62	1.69	mV/°C	
V <sub>TEMP25</sub>	Temp sensor voltage	25 °C	706	716	726	mV	

### Table 28. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ , $V_{REFL} = V_{SSA}$ ) (continued)

- 1. All accuracy numbers assume the ADC is calibrated with  $V_{\mathsf{REFH}}$  =  $V_{\mathsf{DDA}}$
- Typical values assume V<sub>DDA</sub> = 3.0 V, Temp = 25°C, f<sub>ADCK</sub> = 2.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
- The ADC supply current depends on the ADC conversion clock speed, conversion rate and the ADLPC bit (low power). For lowest power operation the ADLPC bit must be set, the HSC bit must be clear with 1 MHz ADC conversion clock speed.
- 4. 1 LSB =  $(V_{REFH} V_{REFL})/2^N$
- 5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
- 6. Input data is 100 Hz sine wave. ADC conversion clock < 12 MHz.
- 7. Input data is 1 kHz sine wave. ADC conversion clock < 12 MHz.







### 6.6.3.2 12-bit DAC operating behaviors Table 33. 12-bit DAC operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DDA_DACL</sub>	Supply current — low-power mode	_	-	150	μΑ	
I <sub>DDA_DACH</sub> P	Supply current — high-speed mode	—	—	700	μA	
t <sub>DACLP</sub>	Full-scale settling time (0x080 to 0xF7F) — low-power mode	_	100	200	μs	1
t <sub>DACHP</sub>	Full-scale settling time (0x080 to 0xF7F) — high-power mode	_	15	30	μs	1
t <sub>CCDACLP</sub>	Code-to-code settling time (0xBF8 to 0xC08) — low-power mode and high-speed mode	—	0.7	1	μs	1
V <sub>dacoutl</sub>	DAC output voltage range low — high-speed mode, no load, DAC set to 0x000	_	—	100	mV	
V <sub>dacouth</sub>	DAC output voltage range high — high- speed mode, no load, DAC set to 0xFFF	V <sub>DACR</sub> -100	—	V <sub>DACR</sub>	mV	
INL	Integral non-linearity error — high speed mode	—	—	±8	LSB	2
DNL	Differential non-linearity error — V <sub>DACR</sub> > 2 V	_	—	±1	LSB	3
DNL	Differential non-linearity error — V <sub>DACR</sub> = VREF_OUT	_	—	±1	LSB	4
V <sub>OFFSET</sub>	Offset error	_	±0.4	±0.8	%FSR	5
E <sub>G</sub>	Gain error	_	±0.1	±0.6	%FSR	5
PSRR	Power supply rejection ratio, $V_{DDA} \ge 2.4 \text{ V}$	60	—	90	dB	
T <sub>CO</sub>	Temperature coefficient offset voltage	_	3.7	_	μV/C	6
$T_{GE}$	Temperature coefficient gain error	—	0.000421	—	%FSR/C	
Rop	Output resistance load = $3 \text{ k}\Omega$	—	—	250	Ω	
SR	Slew rate -80h $\rightarrow$ F7Fh $\rightarrow$ 80h				V/µs	
	<ul> <li>High power (SP<sub>HP</sub>)</li> </ul>	1.2	1.7	_		
	<ul> <li>Low power (SP<sub>LP</sub>)</li> </ul>	0.05	0.12	—		
СТ	Channel to channel cross talk	_		-80	dB	
BW	3dB bandwidth				kHz	
	<ul> <li>High power (SP<sub>HP</sub>)</li> </ul>	550	_	_		
	Low power (SP <sub>LP</sub> )	40	_	—		

1. Settling within  $\pm 1$  LSB

- 2. The INL is measured for 0 + 100 mV to  $V_{DACR}$  –100 mV
- 3. The DNL is measured for 0 + 100 mV to  $V_{\text{DACR}}$  –100 mV
- 4. The DNL is measured for 0 + 100 mV to  $V_{DACR}$  –100 mV with  $V_{DDA}$  > 2.4 V
- 5. Calculated by a best fit curve from  $V_{SS}$  + 100 mV to  $V_{DACR}$  100 mV
- V<sub>DDA</sub> = 3.0 V, reference select set for V<sub>DDA</sub> (DACx\_CO:DACRFS = 1), high power mode (DACx\_CO:LPEN = 0), DAC set to 0x800, temperature range is across the full range of the device




Figure 19. Offset at half scale vs. temperature

## 6.6.4 Voltage reference electrical specifications

Table 34.	VREF full-range	operating	requirements
-----------	-----------------	-----------	--------------

Symbol	Description	Min. Max.		Unit	Notes
V <sub>DDA</sub>	Supply voltage	1.71 3.6		V	
T <sub>A</sub>	Temperature	Operating temperature range of the device		°C	
CL	Output load capacitance	1(	00	nF	1, 2

1. C<sub>L</sub> must be connected to VREF\_OUT if the VREF\_OUT functionality is being used for either an internal or external reference.

 The load capacitance should not exceed +/-25% of the nominal specified C<sub>L</sub> value over the operating temperature range of the device.

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>out</sub>	Voltage reference output with factory trim at nominal $V_{\text{DDA}}$ and temperature=25C	1.1915	1.195	1.1977	V	
V <sub>out</sub>	Voltage reference output — factory trim	1.1584	—	1.2376	V	
V <sub>step</sub>	Voltage reference trim step	_	0.5	—	mV	
V <sub>tdrift</sub>	Temperature drift (Vmax -Vmin across the full temperature range)	_		80	mV	
I <sub>bg</sub>	Bandgap only current	_	—	80	μA	1
I <sub>lp</sub>	Low-power buffer current	_	—	360	uA	1
I <sub>hp</sub>	High-power buffer current	_	_	1	mA	1
$\Delta V_{LOAD}$	Load regulation				mV	1, 2
	• current = + 1.0 mA	_	2	_		
	• current = - 1.0 mA	_	5	_		
T <sub>stup</sub>	Buffer startup time			100	μs	
V <sub>vdrift</sub>	Voltage drift (Vmax -Vmin across the full voltage range)	_	2	-	mV	1

### Table 35. VREF full-range operating behaviors

1. See the chip's Reference Manual for the appropriate settings of the VREF Status and Control register.

2. Load regulation voltage is the difference between the VREF\_OUT voltage with no load vs. voltage with defined load

### Table 36. VREF limited-range operating requirements

Sym	bol	Description	Min.	Max.	Unit	Notes
Τ <sub>4</sub>	Ą	Temperature	0	50	°C	

## Table 37. VREF limited-range operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>out</sub>	Voltage reference output with factory trim	1.173	1.225	V	

# 6.7 Timers

See General switching specifications.

## 6.8 Communication interfaces

# 6.8.1 USB electrical specifications

The USB electricals for the USB On-the-Go module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit **usb.org**.

# 6.8.2 USB DCD electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
V <sub>DP_SRC</sub>	USB_DP source voltage (up to 250 µA)	0.5	—	0.7	V
V <sub>LGC</sub>	Threshold voltage for logic high	0.8	—	2.0	V
I <sub>DP_SRC</sub>	USB_DP source current	7	10	13	μA
I <sub>DM_SINK</sub>	USB_DM sink current	50	100	150	μA
R <sub>DM_DWN</sub>	D- pulldown resistance for data pin contact detect	14.25	—	24.8	kΩ
V <sub>DAT_REF</sub>	Data detect voltage	0.25	0.33	0.4	V

## Table 38. USB DCD electrical specifications

# 6.8.3 USB VREG electrical specifications

Table 39. USB VREG electrical specifications

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
VREGIN	Input supply voltage	2.7	—	5.5	V	
I <sub>DDon</sub>	Quiescent current — Run mode, load current equal zero, input supply (VREGIN) > 3.6 V	—	120	186	μA	
I <sub>DDstby</sub>	Quiescent current — Standby mode, load current equal zero	—	1.27	30	μA	
I <sub>DDoff</sub>	Quiescent current — Shutdown mode <ul> <li>VREGIN = 5.0 V and temperature=25 °C</li> <li>Across operating voltage and temperature</li> </ul>	_	650 —	4	nA μA	
I <sub>LOADrun</sub>	Maximum load current — Run mode	_	—	120	mA	
I <sub>LOADstby</sub>	Maximum load current — Standby mode		—	1	mA	
V <sub>Reg33out</sub>	Regulator output voltage — Input supply (VREGIN) > 3.6 V					
	<ul><li>Run mode</li><li>Standby mode</li></ul>	3 2.1	3.3 2.8	3.6 3.6	V V	
V <sub>Reg33out</sub>	Regulator output voltage — Input supply (VREGIN) < 3.6 V, pass-through mode	2.1		3.6	V	2
C <sub>OUT</sub>	External output capacitor	1.76	2.2	8.16	μF	
ESR	External output capacitor equivalent series resistance	1	—	100	mΩ	

Table continues on the next page...

Characteristic	Symbol	Standard Mode		Fast Mode		Unit
		Minimum	Maximum	Minimum	Maximum	
Fall time of SDA and SCL signals	t <sub>f</sub>	—	300	20 +0.1C <sub>b</sub> <sup>5</sup>	300	ns
Set-up time for STOP condition	t <sub>SU</sub> ; STO	4	_	0.6	—	μs
Bus free time between STOP and START condition	t <sub>BUF</sub>	4.7	_	1.3	—	μs
Pulse width of spikes that must be suppressed by the input filter	t <sub>SP</sub>	N/A	N/A	0	50	ns

 Table 44.
 I <sup>2</sup>C timing (continued)

- The master mode I<sup>2</sup>C deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no slaves
  acknowledge this address byte, then a negative hold time can result, depending on the edge rates of the SDA and SCL
  lines.
- 2. The maximum tHD; DAT must be met only if the device does not stretch the LOW period (tLOW) of the SCL signal.
- 3. Input signal Slew = 10ns and Output Load = 50pf
- 4. Set-up time in slave-transmitter mode is 1 IPBus clock period, if the TX FIFO is empty.
- 5. A Fast mode l<sup>2</sup>C bus device can be used in a Standard mode l2C bus system, but the requirement t<sub>SU; DAT</sub> ≥ 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, then it must output the next data bit to the SDA line t<sub>max</sub> + t<sub>SU; DAT</sub> = 1000 + 250 = 1250 ns (according to the Standard mode l<sup>2</sup>C bus specification) before the SCL line is released.
- 6.  $C_b$  = total capacitance of the one bus line in pF.




Figure 24. Timing definition for fast and standard mode devices on the I<sup>2</sup>C bus

## 6.8.8 UART switching specifications

See General switching specifications.

# 6.8.9 SDHC specifications

The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.

Num	Symbol	Description	Min.	Max.	Unit
		Card input clock			
SD1	fpp	Clock frequency (low speed)	0	400	kHz
	fpp	Clock frequency (SD\SDIO full speed\high speed)	0	25\50	MHz
	fpp	Clock frequency (MMC full speed\high speed)	0	20\50	MHz
	f <sub>OD</sub>	Clock frequency (identification mode)	0	400	kHz
SD2	t <sub>WL</sub>	Clock low time	7	—	ns
SD3	t <sub>WH</sub>	Clock high time	7	—	ns
SD4	t <sub>TLH</sub>	Clock rise time	—	3	ns
SD5	t <sub>THL</sub>	Clock fall time	_	3	ns
	SDHC output / card inputs SDHC_CMD, SDHC_DAT (reference to SDHC_CLK)				
SD6	t <sub>OD</sub>	SDHC output delay (output valid)	-5	8.3	ns
	SDHC input / card inputs SDHC_CMD, SDHC_DAT (reference to SDHC_CLK)				
SD7	t <sub>ISU</sub>	SDHC input setup time	5	—	ns
SD8	t <sub>IH</sub>	SDHC input hold time	0	_	ns

 Table 45.
 SDHC switching specifications





Figure 25. SDHC timing

#### **Revision History**



### Figure 29. K20 80 LQFP Pinout Diagram

# 9 Revision History

The following table provides a revision history for this document.

### Table 51. Revision History

Rev. No.	Date	Substantial Changes
1	11/2010	Initial public revision

Table continues on the next page...

Table 51.	Revision	Historv	(continued)
	1101101011	1 HOLOLY	(ooninaca)

Rev. No.	Date	Substantial Changes		
2	3/2011	Many updates throughout		
		Corrected 81- and 104-pin package codes		
3	3/2011	Added sections that were inadvertently removed in previous revision		
4	3/2011	Reworded IIC footnote in "Voltage and Current Operating Requirements" table.		
		Added paragraph to "Peripheral operating requirements and behaviors" section.		
5	6/2011	<ul> <li>Added "JTAG full voltage range electricals" table to the "JTAG electricals" section.</li> <li>Changed supported part numbers per new part number scheme</li> <li>Changed <i>DC injection current</i> specs in "Voltage and current operating requirements" table</li> <li>Changed <i>Input leakage current</i> and <i>internal pullup/pulldown resistor</i> specs in "Voltage and current operating behaviors" table</li> <li>Split <i>Low power stop mode current</i> specs by temperature range in "Power consumption operating behaviors" table</li> <li>Changed typical <i>I<sub>DD VBAT</sub></i> spec in "Power consumption operating behaviors" table</li> <li>Added LPTMR clock specs to "Device clock specifications" table</li> <li>Changed <i>PLL operating current</i> in "MCG specifications" table</li> <li>Changed <i>PLL operating current</i> in "MCG specifications" table</li> <li>Changed <i>Crystal startup time</i> in "Oscillator DC electrical specifications" table</li> <li>Changed <i>Crystal startup time</i> in "Oscillator requency specifications" table</li> <li>Changed <i>Crystal startup time</i> in "Scillator requency specifications" table</li> <li>Changed <i>Crystal startup time</i> in "EzPort switching specifications" table</li> <li>Changed <i>Ches</i> full range switching specifications" table</li> <li>Changed <i>ADC asynchronous clock source</i> specs in "16-bit ADC characteristics" table</li> <li>Changed <i>Input offset voltage and ENOB</i> notes field in "16-bit ADC with PGA characteristics" table</li> <li>Changed <i>Input offset voltage and ENOB</i> notes field in "16-bit ADC with PGA characteristics" table</li> <li>Changed <i>Analog comparator initialization delay</i> in "Comparator and 6-bit DAC electrical specifications" table</li> <li>Changed <i>Input offset voltage</i> in "LSD VREG electrical specifications" table</li> <li>Changed <i>Regulator output voltage</i> in "USB VREG electrical specifications" table</li> <li>Changed <i>Regulator output voltage</i> in "USB VREG electrical specifications" table</li> <li>Changed <i>Regulator output voltage</i> in "USB VREG electrical specifications" table</li> <li>Changed <i>Regul</i></li></ul>		
		<ul> <li>Changed Code-to-code settling time, DAC output voltage range low, and Temperal coefficient offset voltage in "12-bit DAC operating behaviors" table</li> <li>Changed Temperature drift and Load regulation in "VREF full-range operating behaviors" table</li> <li>Changed Regulator output voltage in "USB VREG electrical specifications" table</li> <li>Changed I<sub>LIM</sub> description and specs in "USB VREG electrical specifications" table</li> <li>Changed DSPI_SCK cycle time specs in "DSPI timing" tables</li> </ul>		

Table continues on the next page ...

#### How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductors products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claims alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-complaint and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

 $\label{eq:FreescaleTM} Freescale TM and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.$ 

© 2011–2013 Freescale Semiconductor, Inc.





Document Number: K20P81M100SF2 Rev. 7, 02/2013