

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Details	
Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	40MHz
Connectivity	I <sup>2</sup> C, LINbus, SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	54
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-QFP
Supplier Device Package	64-QFP (14x14)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc9s08ac128mfue

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



### Freescale Semiconductor Data Sheet: Technical Data

Document Number: MC9S08AC128 Rev. 4, 8/2011

## MC9S08AC128 8-Bit Microcontroller Data Sheet

#### 8-Bit HCS08 Central Processor Unit (CPU)

- 40-MHz HCS08 CPU (central processor unit)
- 20-MHz internal bus frequency
- HC08 instruction set with added BGND, CALL and RTC instructions
- Memory Management Unit to support paged memory.
- Linear Address Pointer to allow direct page data
   accesses of the entire memory map

#### **Development Support**

- Background debugging system
- Breakpoint capability to allow single breakpoint setting during in-circuit debugging (plus two more breakpoints in on-chip debug module)
- On-chip in-circuit emulator (ICE) Debug module containing three comparators and nine trigger modes. Eight deep FIFO for storing change-of-flow addresses and event-only data. Supports both tag and force breakpoints.

#### **Memory Options**

- Up to 128K FLASH read/program/erase over full operating voltage and temperature
- Up to 8K Random-access memory (RAM)
- Security circuitry to prevent unauthorized access to RAM and FLASH contents

#### **Clock Source Options**

 Clock source options include crystal, resonator, external clock, or internally generated clock with precision NVM trimming using ICG module

#### System Protection

- Optional computer operating properly (COP) reset with option to run from independent internal clock source or bus clock
- CRC module to support fast cyclic redundancy checks on system memory
- Low-voltage detection with reset or interrupt
- Illegal opcode detection with reset
- Master reset pin and power-on reset (POR)

## MC9S08AC128

917A-03

824D-02



840B-01

#### **Power-Saving Modes**

• Wait plus two stops

#### Peripherals

- ADC 16-channel, 10-bit resolution, 2.5 μs conversion time, automatic compare function, temperature sensor, internal bandgap reference channel
- SCIx Two serial communications interface modules supporting LIN 2.0 Protocol and SAE J2602 protocols; Full duplex non-return to zero (NRZ); Master extended break generation; Slave extended break detection; Wakeup on active edge
- **SPIx** One full and one master-only serial peripheral interface modules; Full-duplex or single-wire bidirectional; Double-buffered transmit and receive; Master or Slave mode; MSB-first or LSB-first shifting
- IIC Inter-integrated circuit bus module; Up to 100 kbps with maximum bus loading; Multi-master operation; Programmable slave address; Interrupt driven byte-by-byte data transfer; supports broadcast mode and 10 bit addressing
- TPMx One 2-channel and two 6-channel 16-bit timer/pulse-width modulator (TPM) modules: Selectable input capture, output compare, and edge-aligned PWM capability on each channel. Each timer module may be configured for buffered, centered PWM (CPWM) on all channels
- **KBI** 8-pin keyboard interrupt module

#### Input/Output

- Up to 70 general-purpose input/output pins
- Software selectable pullups on input port pins
- Software selectable drive strength and slew rate control on ports when used as outputs

#### **Package Options**

- 80-pin low-profile quad flat package (LQFP)
- 64-pin quad flat package (QFP)
- 48-pin quad flat no-lead package (QFN)
- 44-pin low-profile quad flat package (LQFP)

This document contains information on a new product. Specifications and information herein are subject to change without notice.

© Freescale Semiconductor, Inc., 2007-2011. All rights reserved.





# Chapter 2 Pins and Connections

This section describes signals that connect to package pins. It includes pinout diagrams, recommended system connections, and detailed discussions of signals.

## 2.1 Device Pin Assignment

Figure 2-1 shows the 80-pin LQFP package pin assignments for the MC9S08AC128 Series device.




Figure 2-1. MC9S08AC128 Series in 80-Pin LQFP Package

MC9S08AC128 MCU Series Data Sheet, Rev. 4






Figure 2-1 shows the 48-pin package assignments for the MC9S08AC128 Series devices.

**Note:** Pin names in **bold** are lost in lower pin count packages.





Pin Number		Lowest <	Priority	> Highest		
80	64	48	44	Port Pin	Alt 1	Alt 2
13	—	_	_	PTJ0		
14	—	_	_	PTJ1		
15	_	_	_	PTJ2		
16	—	—	_	PTJ3		
17	13	9	8	PTE0	TxD1	
18	14	10	9	PTE1	RxD1	
19	15	11	10	PTE2	TPM1CH0	
20	16	12	11	PTE3	TPM1CH1	
21	17	13	12	PTE4	SS1	
22	18	14	13	PTE5	MISO1	
23	19	15	14	PTE6	MOSI1	
24	20	16	15	PTE7	SPSCK1	
25	21	17	16	V <sub>SS</sub>		
26	22	18	17	V <sub>DD</sub>		
27	—			PTJ4		
28	—			PTJ5		
29	—			PTJ6		
30	—	_	_	PTJ7		
31	23	19	18	PTG0	KBI1P0	
32	24	20	19	PTG1	KBI1P1	
33	25	21	20	PTG2	KBI1P2	
34	26	22	21	PTA0		
35	27	23	22	PTA1		
36	28	24		PTA2		
37	29	—		PTA3		
38	30	_		PTA4		
39	31	_		PTA5		
40	32	—	_	PTA6		
41	33	25	_	PTA7		
42	_	_	_	PTH0	TPM2CH2	
43	_	_	—	PTH1	TPM2CH3	
44	—	_		PTH2	TPM2CH4	
45	—	_		PTH3	TPM2CH5	
46	34	26	23	PTB0	TPM3CH0	AD1P0
47	35	27	24	PTB1	TPM3CH1	AD1P1
48	36	28	25	PTB2	AD1P2	
49	37	29	26	PTB3	AD1P3	
50	38	_	_	PTB4	AD1P4	
51	39	—	—	PTB5	AD1P5	
52	40	—	—	PTB6	AD1P6	
53	41	—	—	PTB7	AD1P7	

Table 2-4. Pin Availability by Package Pin-Count (continued)

Rating	Symbol	Value	Unit
Supply voltage	V <sub>DD</sub>	-0.3 to + 5.8	V
Input voltage	V <sub>In</sub>	– 0.3 to V <sub>DD</sub> + 0.3	V
Instantaneous maximum current Single pin limit (applies to all port pins) <sup>1</sup> , <sup>2</sup> , <sup>3</sup>	I <sub>D</sub>	± 25	mA
Maximum current into V <sub>DD</sub>	I <sub>DD</sub>	120	mA
Storage temperature	T <sub>stg</sub>	-55 to +150	°C

Table 3-2. Absolute Maximum Ratings

<sup>1</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V<sub>DD</sub>) and negative (V<sub>SS</sub>) clamp voltages, then use the larger of the two resistance values.

 $^2~$  All functional non-supply pins are internally clamped to  $V_{SS}$  and  $V_{DD}$ 

<sup>3</sup> Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If positive injection current (V<sub>In</sub> > V<sub>DD</sub>) is greater than I<sub>DD</sub>, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure external V<sub>DD</sub> load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low which would reduce overall power consumption.



Num	С	Deveneter	Symbol	Min	<b>T</b> . m1	Max	Linit
Num	U	Parameter	Symbol	Min	Typ <sup>1</sup>	-	Unit
1	-	Operating Voltage	V <sub>DD</sub>	2.7	—	5.5	V
2	Ρ	Output high voltage — Low Drive (PTxDSn = 0) $5 \text{ V}, \text{ I}_{\text{Load}} = -2 \text{ mA}$ $3 \text{ V}, \text{ I}_{\text{Load}} = -0.6 \text{ mA}$ $5 \text{ V}, \text{ I}_{\text{Load}} = -0.4 \text{ mA}$ $3 \text{ V}, \text{ I}_{\text{Load}} = -0.24 \text{ mA}$		V <sub>DD</sub> - 1.5 V <sub>DD</sub> - 1.5 V <sub>DD</sub> - 0.8 V <sub>DD</sub> - 0.8		 	
	Ρ	Output high voltage — High Drive (PTxDSn = 1) $5 \text{ V}, \text{ I}_{\text{Load}} = -10 \text{ mA}$ $3 \text{ V}, \text{ I}_{\text{Load}} = -3 \text{ mA}$ $5 \text{ V}, \text{ I}_{\text{Load}} = -2 \text{ mA}$ $3 \text{ V}, \text{ I}_{\text{Load}} = -0.4 \text{ mA}$	V <sub>OH</sub>	V <sub>DD</sub> - 1.5 V <sub>DD</sub> - 1.5 V <sub>DD</sub> - 0.8 V <sub>DD</sub> - 0.8		$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	V
3	Ρ	Output low voltage — Low Drive (PTxDSn = 0) $5 \text{ V}, \text{ I}_{\text{Load}} = 2 \text{ mA}$ $3 \text{ V}, \text{ I}_{\text{Load}} = 0.6 \text{ mA}$ $5 \text{ V}, \text{ I}_{\text{Load}} = 0.4 \text{ mA}$ $3 \text{ V}, \text{ I}_{\text{Load}} = 0.24 \text{ mA}$	Mari			1.5 0.8	V
	Ρ	Output low voltage — High Drive (PTxDSn = 1) 5 V, I <sub>Load</sub> = 10 mA 3 V, I <sub>Load</sub> = 3 mA 5 V, I <sub>Load</sub> = 2 mA 3 V, I <sub>Load</sub> = 0.4 mA	V <sub>OL</sub>			1.5 0.8	v
4	Ρ	Output high current — Max total I <sub>OH</sub> for all ports 5V 3V	I <sub>ОНТ</sub>				mA
5	Ρ	Output low current — Max total I <sub>OL</sub> for all ports 5V 3V	I <sub>OLT</sub>	_			mA
6	Ρ	Input high $2.7v \le V_{DD} 4.5v$	V <sub>IH</sub>	$0.70 \mathrm{xV}_{\mathrm{DD}}$	_	—	
		voltage; all $4.5v \le V_{DD} \le 5.5v$	V <sub>IH</sub>	0.65xV <sub>DD</sub>		—	V
7	Ρ	Input low voltage; all digital inputs	V <sub>IL</sub>		_	$0.35 \times V_{DD}$	
8	Ρ	Input hysteresis; all digital inputs	V <sub>hys</sub>	$0.06 \times V_{DD}$			mV
9	Ρ	Input leakage current; input only pins <sup>2</sup>	ll <sub>In</sub> l		0.1	1	μA
10	Ρ	High Impedance (off-state) leakage current <sup>2</sup>	I <sub>OZ</sub>	_	0.1	1	μA
11	Ρ	Internal pullup resistors <sup>3</sup>	R <sub>PU</sub>	20	45	65	kΩ
12	Ρ	Internal pulldown resistors <sup>4</sup>	R <sub>PD</sub>	20	45		kΩ
13	С	Input Capacitance; all non-supply pins	C <sub>In</sub>	_	—		pF
14	D	RAM retention voltage	V <sub>RAM</sub>	_	0.6		V
15	Ρ	POR rearm voltage	V <sub>POR</sub>	0.9	1.4	2.0	V
16	D	POR rearm time	t <sub>POR</sub>	10		—	μS
17	Ρ	Low-voltage detection threshold — high range V <sub>DD</sub> falling V <sub>DD</sub> rising	V <sub>LVDH</sub>	4.2 4.3	4.3 4.4		V
18	Ρ	Low-voltage detection threshold — low range V <sub>DD</sub> falling V <sub>DD</sub> rising	V <sub>LVDL</sub>	2.48 2.54	2.56 2.62		v

#### Table 3-6. DC Characteristics

#### MC9S08AC128 MCU Series Data Sheet, Rev. 4




Num	С	Parameter	Symbol	Min	Typ <sup>1</sup>	Max	Unit
19	Ρ	Low-voltage warning threshold — high range V <sub>DD</sub> falling V <sub>DD</sub> rising		4.2 4.3	4.3 4.4	4.4 4.5	v
20	Ρ	Low-voltage warning threshold — low range V <sub>DD</sub> falling V <sub>DD</sub> rising		2.48 2.54	2.56 2.62	2.64 2.7	v
21	Ρ	Low-voltage inhibit reset/recover hysteresis 5V 3V	V <sub>hys</sub>		100 60		mV
22	Ρ	Bandgap Voltage Reference <sup>5</sup>	V <sub>BG</sub>	1.170	1.200	1.230	V

#### Table 3-6. DC Characteristics (continued)

Typical values are based on characterization data at 25°C unless otherwise stated. 1

- <sup>2</sup> Measured with  $V_{In} = V_{DD}$  or  $V_{SS}$ .
- <sup>3</sup> Measured with  $V_{In} = V_{SS}$ .
- <sup>4</sup> Measured with  $V_{In} = V_{DD}$ . <sup>5</sup> Factory trimmed at  $V_{DD} = 3.0$  V, Temperature = 25 °C.





**Chapter 3 Electrical Characteristics and Timing Specifications** 

## 3.7 Supply Current Characteristics

Table 3-7. Supply Current Characteristics

Num	с	Parameter	Symbol	V <sub>DD</sub> (V)	Typ <sup>1</sup>	Max	Unit	Temp (°C)
	_	Run supply current <sup>2</sup> measured at		5	1.1	1.4 <sup>3</sup>		
1	С	(CPU clock = 2 MHz, $f_{Bus} = 1$ MHz)	RI <sub>DD</sub>	3	1.0	1.2	mA	–40 to 125°C
	с	Run supply current <sup>4</sup> measured at		5	6.7	8.0 <sup>5</sup>		
2	C	(CPU clock = 16 MHz, f <sub>Bus</sub> = 8 MHz)	RI <sub>DD</sub>	3	6	7.5	mA	–40 to 125°C
		Stop2 mode supply current		5	1.0	25 160	μA	–40 to 85°C –40 to 125°C
3	С				1.0			
			S2I <sub>DD</sub>	3	0.8	23 150	μA	−40 to 85°C −40 to 125°C
				5		27	μA	–40 to 85°C
4	с	Stop3 mode supply current			1.2	180 <sup>3</sup>	port	–40 to 125°C
	-		S3I <sub>DD</sub>	3		25	μA	-40 to 85°C
					1.0	170	•	–40 to 125°C
				5	300	500 500	nA	–40 to 85°C –40 to 125°C
5	С	RTI adder to stop2 or stop3 <sup>6</sup>	S23I					
			S23I <sub>ddrti</sub>	3	300	500 500	nA	−40 to 85°C −40 to 125°C
				5	110	180	μA	-40 to 85°C
6	С	LVD adder to stop3 (LVDE = LVDSE = 1)	S3I			180		–40 to 125°C
			S3I <sub>DDLVD</sub>	3	90	160 160	μA	−40 to 85°C −40 to 125°C
7	С	Adder to stop3 for oscillator enabled <sup>7</sup> (OSCSTEN =1)	S3I <sub>DDOSC</sub>	5,3	5	8 8	μΑ μΑ	–40 to 85°C –40 to 125°C

<sup>1</sup> Typical values are based on characterization data at 25°C unless otherwise stated. See Figure 3-5 through Figure 3-7 for typical curves across voltage/temperature.

<sup>2</sup> All modules except ADC active, ICG configured for FBE, and does not include any dc loads on port pins

<sup>3</sup> Every unit tested to this parameter. All other values in the Max column are guaranteed by characterization.

<sup>4</sup> All modules except ADC active, ICG configured for FBE, and does not include any dc loads on port pins

<sup>5</sup> Every unit tested to this parameter. All other values in the Max column are guaranteed by characterization.

<sup>6</sup> Most customers are expected to find that auto-wakeup from stop2 or stop3 can be used instead of the higher current wait mode. Wait mode typical is 560  $\mu$ A at 3 V with f<sub>Bus</sub> = 1 MHz.

<sup>7</sup> Values given under the following conditions: low range operation (RANGE = 0) with a 32.768kHz crystal, low power mode (HGO = 0), clock monitor disabled (LOCD = 1).



## 3.8 ADC Characteristics

Table 3-8. 5 Volt 10-bit ADC	<b>Operating Conditions</b>
------------------------------	-----------------------------

Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit
Supply voltage	Absolute	V <sub>DDAD</sub>	2.7	_	5.5	V
Supply voltage	Delta to V <sub>DD</sub> (V <sub>DD</sub> -V <sub>DDAD</sub> ) <sup>2</sup>	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	mV			
Ground voltage	Delta to V <sub>SS</sub> (V <sub>SS</sub> -V <sub>SSAD</sub> ) <sup>2</sup>	ΔV <sub>SSAD</sub>	-100	0	+100	mV
Ref voltage high		V <sub>REFH</sub>	2.7	V <sub>DDAD</sub>	V <sub>DDAD</sub>	V
Ref voltage low		V <sub>REFL</sub>	V <sub>SSAD</sub>	V <sub>SSAD</sub>	V <sub>SSAD</sub>	V
Supply current	Stop, reset, module off	I <sub>DDAD</sub>	_	0.011	1	μA
Input voltage		V <sub>ADIN</sub>	V <sub>REFL</sub>	_	V <sub>REFH</sub>	V
Input capacitance		C <sub>ADIN</sub>	_	4.5	5.5	pF
Input resistance		R <sub>ADIN</sub>	_	3	5	kΩ
Analog source resistance External to MCU	10-bit mode f <sub>ADCK</sub> > 4MHz f <sub>ADCK</sub> < 4MHz	R <sub>AS</sub>				kΩ
	8-bit mode (all valid f <sub>ADCK</sub> )			_	10	
	High speed (ADLPC = 0)	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	N 41 1-			
ADC conversion clock frequency	Low power (ADLPC = 1)		MHz			
Temp Sensor	-40°C to 25°C			3.266	—	mV/∘
Slope	25°C to 125°C		_	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	С	
Temp Sensor Voltage	25°C	V <sub>TEMP25</sub>	_	1.396	_	V

<sup>1</sup> Typical values assume V<sub>DDAD</sub> = 5.0 V, Temp = 25°C, f<sub>ADCK</sub> = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>2</sup> dc potential difference.



**Chapter 3 Electrical Characteristics and Timing Specifications** 




Figure 3-8. ADC Input Impedance Equivalency Diagram



#### **Chapter 3 Electrical Characteristics and Timing Specifications**

Characteristic	Conditions	С	Symb	Min	Typ <sup>1</sup>	Max	Unit
Input leakage error	10-bit mode	D	E <sub>IL</sub>	_	±0.2	±2.5	LSB <sup>2</sup>
Pad leakage <sup>3</sup> * R <sub>AS</sub>	8-bit mode			_	±0.1	±1	


Table 3-9. 5 Volt 10-bit ADC Characteristics ( $V_{REFH} = V_{DDAD}$ ,  $V_{REFL} = V_{SSAD}$ )

<sup>1</sup> Typical values assume V<sub>DDAD</sub> = 5.0V, Temp = 25C, f<sub>ADCK</sub>=1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>2</sup> 1 LSB =  $(V_{REFH} - V_{REFL})/2^{N}$ 

<sup>3</sup> Based on input pad leakage current. Refer to pad electricals.

### 3.9 Internal Clock Generation Module Characteristics



Characteristic	Symbol	Min	Typ <sup>1</sup>	Max	Unit
Load capacitors	C <sub>1</sub> C <sub>2</sub>		See No	ote <sup>2</sup>	
Feedback resistor Low range (32k to 100 kHz) High range (1M – 16 MHz)	R <sub>F</sub>		10 1		ΜΩ ΜΩ
Series resistor Low range Low Gain (HGO = 0) High Gain (HGO = 1) High range Low Gain (HGO = 0) High Gain (HGO = 1) $\geq 8$ MHz 4 MHz 1 MHz	R <sub>S</sub>	     	0 100 0 10 20		kΩ


<sup>1</sup> Typical values are based on characterization data at  $V_{DD}$  = 5.0V, 25°C or is typical recommended value.

<sup>2</sup> See crystal or resonator manufacturer's recommendation.



#### **Chapter 3 Electrical Characteristics and Timing Specifications**

- <sup>3</sup> Loss of reference frequency is the reference frequency detected internally, which transitions the ICG into self-clocked mode if it is not in the desired range.
- <sup>4</sup> Loss of DCO frequency is the DCO frequency detected internally, which transitions the ICG into FLL bypassed external mode (if an external reference exists) if it is not in the desired range.
- <sup>5</sup> This parameter is characterized before qualification rather than 100% tested.
- <sup>6</sup> Proper PC board layout procedures must be followed to achieve specifications.
- <sup>7</sup> This specification applies to the period of time required for the FLL to lock after entering FLL engaged internal or external modes. If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- <sup>8</sup> Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>ICGOUT</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DDA</sub> and V<sub>SSA</sub> and variation in crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.
- <sup>9</sup> See Figure 3-9



#### Average of Percentage Error

Figure 3-9. Internal Oscillator Deviation from Trimmed Frequency



### 3.10 AC Characteristics

This section describes ac timing characteristics for each peripheral system.

### 3.10.1 Control Timing

Num	С	Parameter	Symbol	Min	Typ <sup>1</sup>	Max	Unit
1		Bus frequency $(t_{cyc} = 1/f_{Bus})$	f <sub>Bus</sub>	dc	_	20	MHz
2		Real-time interrupt internal oscillator period	t <sub>RTI</sub>	600		1500	μS
3		External reset pulse width <sup>2</sup> ( $t_{cyc} = 1/f_{Self\_reset}$ )	t <sub>extrst</sub>	1.5 x t <sub>Self_reset</sub>		_	ns
4		Reset low drive <sup>3</sup>	t <sub>rstdrv</sub>	34 x t <sub>cyc</sub>		_	ns
5		Active background debug mode latch setup time	t <sub>MSSU</sub>	25		_	ns
6		Active background debug mode latch hold time	t <sub>MSH</sub>	25		_	ns
7		IRQ pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>4</sup>	t <sub>ILIH,</sub> t <sub>IHIL</sub>	100 1.5 x t <sub>cyc</sub>	_	_	ns
8		KBIPx pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>3</sup>	t <sub>ILIH</sub> , t <sub>IHIL</sub>	100 1.5 x t <sub>cyc</sub>	_	_	ns
9		Port rise and fall time (load = 50 pF) <sup>5</sup> Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t <sub>Rise</sub> , t <sub>Fall</sub>		3 30		ns

#### Table 3-12. Control Timing

<sup>1</sup> Typical values are based on characterization data at  $V_{DD}$  = 5.0V, 25°C unless otherwise stated.

<sup>2</sup> This is the shortest pulse that is guaranteed to be recognized as a reset pin request. Shorter pulses are not guaranteed to override reset requests from internal sources.

<sup>3</sup> When any reset is initiated, internal circuitry drives the reset pin low for about 34 bus cycles and then samples the level on the reset pin about 38 bus cycles later to distinguish external reset requests from internal requests.


<sup>4</sup> This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.


<sup>5</sup> Timing is shown with respect to 20% V<sub>DD</sub> and 80% V<sub>DD</sub> levels. Temperature range  $-40^{\circ}$ C to 125°C.




Figure 3-10. Reset Timing

**Chapter 3 Electrical Characteristics and Timing Specifications** 









### 3.10.2 Timer/PWM (TPM) Module Timing


Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Function	Symbol	Min	Мах	Unit
External clock frequency	f <sub>TPMext</sub>	dc	f <sub>Bus</sub> /4	MHz
External clock period	t <sub>TPMext</sub>	4	—	t <sub>cyc</sub>
External clock high time	t <sub>clkh</sub>	1.5	—	t <sub>cyc</sub>
External clock low time	t <sub>clkl</sub>	1.5	—	t <sub>cyc</sub>
Input capture pulse width	t <sub>ICPW</sub>	1.5	—	t <sub>cyc</sub>

Table 3-13. TPM Input Timing



**Chapter 3 Electrical Characteristics and Timing Specifications** 




NOTES:

1.  $\overline{SS}$  output mode (MODFEN = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 3-15. SPI Master Timing (CPHA = 0)




1.  $\overline{SS}$  output mode (MODFEN = 1, SSOE = 1).


2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 3-16. SPI Master Timing (CPHA = 1)


MC9S08AC128 MCU Series Data Sheet, Rev. 4

**Chapter 3 Electrical Characteristics and Timing Specifications** 











### 3.12 FLASH Specifications

This section provides details about program/erase times and program-erase endurance for the Flash memory.

Program and erase operations do not require any special power sources other than the normal V<sub>DD</sub> supply.

Num	С	Characteristic	Symbol	Min	Typ <sup>1</sup>	Max	Unit
1	Р	Supply voltage for program/erase	V <sub>prog/erase</sub>	2.7		5.5	V
2	Р	Supply voltage for read operation	V <sub>Read</sub>	2.7		5.5	V
3	Р	Internal FCLK frequency <sup>2</sup>	f <sub>FCLK</sub>	150		200	kHz
4	Р	Internal FCLK period (1/FCLK)	t <sub>Fcyc</sub>	5		6.67	μs
5	Р	Byte program time (random location) <sup>(2)</sup>	t <sub>prog</sub>	9			t <sub>Fcyc</sub>
6	С	Byte program time (burst mode) <sup>(2)</sup>	t <sub>Burst</sub>	4			t <sub>Fcyc</sub>
7	Р	Page erase time <sup>3</sup>	t <sub>Page</sub>	4000			t <sub>Fcyc</sub>
8	Р	Mass erase time <sup>(2)</sup>	t <sub>Mass</sub>	20,000			t <sub>Fcyc</sub>
9	с	Program/erase endurance <sup>4</sup> T <sub>L</sub> to T <sub>H</sub> = $-40^{\circ}$ C to + 125°C T = 25°C		10,000	 100,000		cycles
10	С	Data retention <sup>5</sup>	t <sub>D_ret</sub>	15	100	_	years

<sup>1</sup> Typical values are based on characterization data at  $V_{DD} = 5.0 \text{ V}$ , 25°C unless otherwise stated.

<sup>2</sup> The frequency of this clock is controlled by a software setting.

<sup>3</sup> These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

<sup>4</sup> Typical endurance for Flash was evaluated for this product family on the 9S12Dx64. For additional information on how Freescale Semiconductor defines typical endurance, please refer to Engineering Bulletin EB619/D, *Typical Endurance for Nonvolatile Memory.* 

<sup>5</sup> Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale Semiconductor defines typical data retention, please refer to Engineering Bulletin EB618/D, *Typical Data Retention for Nonvolatile Memory.* 



Chapter 4 Ordering Information and Mechanical Drawings



