

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	40MHz
Connectivity	I ² C, LINbus, SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	38
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc9s08ac96mfge

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Chapter 1 Device Overview

The MC9S08AC128 is a member of the low-cost, high-performance HCS08 Family of 8-bit microcontroller units (MCUs). The MC9S08AC128 uses the enhanced HCS08 core.

1.1 MCU Block Diagram

The block diagram in Figure 1-1 shows the structure of the MC9S08AC128 Series MCU.



Chapter 1 Device Overview





Chapter 2 Pins and Connections

This section describes signals that connect to package pins. It includes pinout diagrams, recommended system connections, and detailed discussions of signals.

2.1 Device Pin Assignment

Figure 2-1 shows the 80-pin LQFP package pin assignments for the MC9S08AC128 Series device.



Figure 2-1. MC9S08AC128 Series in 80-Pin LQFP Package



Chapter 2 Pins and Connections



Figure 2-2 shows the 64-pin package assignments for the MC9S08AC128 Series devices.

Figure 2-2. MC9S08AC128 Series in 64-Pin QFP Package



Pin Number		Lowest <	Priority	> Highest		
80	64	48	44	Port Pin	Alt 1	Alt 2
54	42	30	27	PTD0	AD1P8	
55	43	31	28	PTD1	AD1P9	
56	44	32	29	V _{DDAD}		
57	45	33	30	V _{SSAD}		
58	46	34	31	PTD2	KBI1P5	AD1P10
59	47	35	32	PTD3	KBI1P6	AD1P11
60	48	36	33	PTG3	KBI1P3	
61	49	37		PTG4	KBI1P4	
62	50	_		PTD4	TPM2CLK	AD1P12
63	51	_	_	PTD5	AD1P13	
64	52	_	_	PTD6	TPM1CLK	AD1P14
65	53	_		PTD7	KBI1P7	AD1P15
66	54	38	34	V _{REFH}		
67	55	39	35	V _{REFL}		
68	56	40	36	BKGD	MS	
69	57	41	37	PTG5	XTAL	
70	58	42	38	PTG6	EXTAL	
71	59	43	39	V _{SS}		
72	—	_	_	V _{DD} (NC)		
73	60	44	40	PTC0	SCL1	
74	61	45	41	PTC1	SDA1	
75	—	_	_	PTH4	SPSCK2	
76	—	_	_	PTH5	MOSI2	
77	—	—	—	PTH6	MISO2	
78	62	46	42	PTC2	MCLK	
79	63	47	43	PTC3	TxD2	
80	64	48	44	PTC5	RxD2	

Table 2-4. Pin Availability by Package Pin-Count (continued)

¹ TPMCLK, TPM1CLK, and TPM2CLK options are configured via software; out of reset, TPM1CLK, TPM2CLK, and TPMCLK are available to TPM1, TPM2, and TPM3 respectively.

Rating	Symbol	Value	Unit
Supply voltage	V _{DD}	-0.3 to + 5.8	V
Input voltage	V _{In}	- 0.3 to V _{DD} + 0.3	V
Instantaneous maximum current Single pin limit (applies to all port pins) ¹ , ² , ³	۱ _D	± 25	mA
Maximum current into V _{DD}	I _{DD}	120	mA
Storage temperature	T _{stg}	-55 to +150	°C

Table 3-2. Absolute Maximum Ratings

¹ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.

 $^2~$ All functional non-supply pins are internally clamped to V_{SS} and V_{DD}

³ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low which would reduce overall power consumption.



Num	С	Parameter	Symbol	Min	Typ ¹	Мах	Unit
1	—	Operating Voltage	V _{DD}	2.7	—	5.5	V
2	Ρ	Output high voltage — Low Drive (PTxDSn = 0) 5 V, I _{Load} = -2 mA 3 V, I _{Load} = -0.6 mA 5 V, I _{Load} = -0.4 mA 3 V, I _{Load} = -0.24 mA		V _{DD} - 1.5 V _{DD} - 1.5 V _{DD} - 0.8 V _{DD} - 0.8		 	V
	Ρ	Output high voltage — High Drive (PTxDSn = 1) 5 V, I _{Load} = -10 mA 3 V, I _{Load} = -3 mA 5 V, I _{Load} = -2 mA 3 V, I _{Load} = -0.4 mA	⊻ОН	V _{DD} - 1.5 V _{DD} - 1.5 V _{DD} - 0.8 V _{DD} - 0.8		 	v
3	Ρ	Output low voltage — Low Drive (PTxDSn = 0) $5 \text{ V}, \text{ I}_{\text{Load}} = 2 \text{ mA}$ $3 \text{ V}, \text{ I}_{\text{Load}} = 0.6 \text{ mA}$ $5 \text{ V}, \text{ I}_{\text{Load}} = 0.4 \text{ mA}$ $3 \text{ V}, \text{ I}_{\text{Load}} = 0.24 \text{ mA}$	М		 	1.5 1.5 0.8 0.8	V
	Р	Output low voltage — High Drive (PTxDSn = 1) 5 V, I _{Load} = 10 mA 3 V, I _{Load} = 3 mA 5 V, I _{Load} = 2 mA 3 V, I _{Load} = 0.4 mA	VOL			1.5 1.5 0.8 0.8	V
4	Ρ	Output high current — Max total I _{OH} for all ports 5V 3V	I _{ОНТ}			100 60	mA
5	Ρ	Output low current — Max total I _{OL} for all ports 5V 3V	I _{OLT}		_	100 60	mA
6	Ρ	Input high $2.7v \le V_{DD} 4.5v$	V_{H}	$0.70 \mathrm{xV}_{\mathrm{DD}}$	_	—	
		voltage; all $4.5v \le V_{DD} \le 5.5v$	V _{IH}	0.65xV _{DD}	—	—	V
7	Ρ	Input low voltage; all digital inputs	V _{IL}			0.35 x V _{DD}	
8	Ρ	Input hysteresis; all digital inputs	V _{hys}	$0.06 \times V_{DD}$			mV
9	Ρ	Input leakage current; input only pins ²	_{In}	_	0.1	1	μA
10	Ρ	High Impedance (off-state) leakage current ²	I _{OZ}	—	0.1	1	μA
11	Ρ	Internal pullup resistors ³	R _{PU}	20	45	65	kΩ
12	Ρ	Internal pulldown resistors ⁴	R _{PD}	20	45	65	kΩ
13	С	Input Capacitance; all non-supply pins	C _{In}		_	8	pF
14	D	RAM retention voltage	V _{RAM}	_	0.6	1.0	V
15	P	POR rearm voltage	V _{POR}	0.9	1.4	2.0	V
16	D	POR rearm time	t _{POR}	10	—	—	μs
17	Ρ	Low-voltage detection threshold — high range V _{DD} falling V _{DD} rising	V _{LVDH}	4.2 4.3	4.3 4.4	4.4 4.5	v
18	Ρ	Low-voltage detection threshold — low range V _{DD} falling V _{DD} rising	V _{LVDL}	2.48 2.54	2.56 2.62	2.64 2.7	V

Table 3-6. DC Characteristics



Num	С	Parameter	Symbol	Min	Typ ¹	Max	Unit
19	Ρ	Low-voltage warning threshold — high range V _{DD} falling V _{DD} rising	V _{LVWH}	4.2 4.3	4.3 4.4	4.4 4.5	V
20	Ρ	Low-voltage warning threshold — low range V _{DD} falling V _{DD} rising	V _{LVWL}	2.48 2.54	2.56 2.62	2.64 2.7	V
21	Ρ	Low-voltage inhibit reset/recover hysteresis 5V 3V	V _{hys}	_	100 60	_	mV
22	Ρ	Bandgap Voltage Reference ⁵	V _{BG}	1.170	1.200	1.230	V

Table 3-6. DC Characteristics (continued)

Typical values are based on characterization data at 25°C unless otherwise stated. 1

- ² Measured with $V_{In} = V_{DD}$ or V_{SS} .
- ³ Measured with $V_{In} = V_{SS}$.
- ⁴ Measured with $V_{In} = V_{DD}$. ⁵ Factory trimmed at $V_{DD} = 3.0$ V, Temperature = 25 °C.





















Chapter 3 Electrical Characteristics and Timing Specifications



Note: External clock is square wave supplied by function generator. For FEE mode, external reference frequency is 4 MHz Figure 3-5. Typical Run I_{DD} for FBE and FEE Modes, I_{DD} vs. V_{DD}



3.8 ADC Characteristics

Characteristic Conditions		Symb	Min	Typ ¹	Мах	Unit
Cumply voltage	Absolute	V _{DDAD}	2.7	_	5.5	V
Supply voltage	Delta to V _{DD} (V _{DD} -V _{DDAD}) ²	ΔV_{DDAD}	-100	0	+100	mV
Ground voltage	Delta to V _{SS} (V _{SS} -V _{SSAD}) ²	ΔV_{SSAD}	-100	0	+100	mV
Ref voltage high		V _{REFH}	2.7	V _{DDAD}	V _{DDAD}	V
Ref voltage low		V _{REFL}	V _{SSAD}	V _{SSAD}	V _{SSAD}	V
Supply current	Stop, reset, module off	I _{DDAD}	—	0.011	1	μA
Input voltage		V _{ADIN}	V _{REFL}	_	V _{REFH}	V
Input capacitance		C _{ADIN}	—	4.5	5.5	pF
Input resistance		R _{ADIN}	—	3	5	kΩ
Analog source resistance External to MCU	10-bit mode f _{ADCK} > 4MHz f _{ADCK} < 4MHz	R _{AS}			5 10	kΩ
	8-bit mode (all valid f _{ADCK})		_	—	10	
	High speed (ADLPC = 0)	f	0.4	—	8.0	MHz
ADC conversion clock frequency	Low power (ADLPC = 1)	'ADCK	0.4	—	4.0	
Temp Sensor	-40°C to 25°C	m		3.266	_	mV/°
Slope	25°C to 125°C		_	3.638	_	С
Temp Sensor Voltage	25°C	V _{TEMP25}	_	1.396		V

¹ Typical values assume V_{DDAD} = 5.0 V, Temp = 25°C, f_{ADCK} = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² dc potential difference.



Chapter 3 Electrical Characteristics and Timing Specifications



Figure 3-8. ADC Input Impedance Equivalency Diagram



Characteristic	Conditions	С	Symb	Min	Typ ¹	Max	Unit		
Supply current ADLPC = 1 ADLSMP = 1 ADCO = 1		Т	I _{DDAD}		133	_	μΑ		
Supply current ADLPC = 1 ADLSMP = 0 ADCO = 1		Т	I _{DDAD}	_	218	_	μΑ		
Supply current ADLPC = 0 ADLSMP = 1 ADCO = 1		Т	I _{DDAD}		327	_	μΑ		
Supply current		Т	I _{DDAD}	—	582	—	μA		
ADLPC = 0 ADLSMP = 0 ADCO = 1	$V_{DDAD} \le 5.5 V$	Р		_	—	1	mA		
ADC asynchronous clock source	High speed (ADLPC = 0)	Р	f _{ADACK}	2	3.3	5	MHz		
$t_{ADACK} = 1/f_{ADACK}$	Low power (ADLPC = 1)	1.5		1.25	2	3.3			
Conversion time	Short sample (ADLSMP = 0)	Р	t _{ADC}	—	20	—	ADCK		
(including sample time)	Long sample (ADLSMP = 1)			—	40	_	0,0100		
Sample time	Short sample (ADLSMP = 0)	Р	t _{ADS}	—	3.5	_	ADCK		
	Long sample (ADLSMP = 1)			—	23.5	—	cycles		
Total unadjusted error	10-bit mode	Р	E _{TUE}	—	±1	±2.5	LSB ²		
Includes quantization	8-bit mode			—	±0.5	±1.0			
	10-bit mode	Р	DNL	—	±0.5	±1.0	LSB ²		
Differential non-linearity	8-bit mode			—	±0.3	±0.5			
	Monotonicity and no-missing-codes guaranteed								
Integral non-linearity	10-bit mode	С	INL	_	±0.5	±1.0	LSB ²		
	8-bit mode			—	±0.3	±0.5			
Zero-scale error	10-bit mode	Р	E _{ZS}	_	±0.5	±1.5	LSB ²		
V _{ADIN} = V _{SSA}	8-bit mode			—	±0.5	±0.5			
Full-scale error	10-bit mode	Р	E _{FS}	_	±0.5	±1.5	LSB ²		
$V_{ADIN} = V_{DDA}$	8-bit mode				±0.5	±0.5			
Quantization error	10-bit mode	D	EQ			±0.5	LSB ²		
	8-bit mode					±0.5			

Table 3-9. 5 Volt 10-bit ADC Characteristics ($V_{REFH} = V_{DDAD}$, $V_{REFL} = V_{SSAD}$)



Chapter 3 Electrical Characteristics and Timing Specifications

- ³ Loss of reference frequency is the reference frequency detected internally, which transitions the ICG into self-clocked mode if it is not in the desired range.
- ⁴ Loss of DCO frequency is the DCO frequency detected internally, which transitions the ICG into FLL bypassed external mode (if an external reference exists) if it is not in the desired range.
- ⁵ This parameter is characterized before qualification rather than 100% tested.
- ⁶ Proper PC board layout procedures must be followed to achieve specifications.
- ⁷ This specification applies to the period of time required for the FLL to lock after entering FLL engaged internal or external modes. If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- ⁸ Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{ICGOUT}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DDA} and V_{SSA} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.
- ⁹ See Figure 3-9



Average of Percentage Error

Figure 3-9. Internal Oscillator Deviation from Trimmed Frequency

Chapter 3 Electrical Characteristics and Timing Specifications









3.10.2 Timer/PWM (TPM) Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Function	Symbol	Min	Мах	Unit
External clock frequency	f _{TPMext}	dc	f _{Bus} /4	MHz
External clock period	t _{TPMext}	4		t _{cyc}
External clock high time	t _{clkh}	1.5	_	t _{cyc}
External clock low time	t _{clkl}	1.5	_	t _{cyc}
Input capture pulse width	t _{ICPW}	1.5	_	t _{cyc}

Table 3-13. TPM Input Timing



Chapter 3 Electrical Characteristics and Timing Specifications







Figure 3-14. Timer Input Capture Pulse



Chapter 3 Electrical Characteristics and Timing Specifications

3.11 SPI Characteristics

Table 3-14 and Figure 3-15 through Figure 3-18 describe the timing requirements for the SPI system.

Num ¹	С	Characteristic ²		Symbol	Min	Мах	Unit
		Operating frequency ³	Master Slave	f _{op} f _{op}	f _{Bus} /2048 dc	f _{Bus} /2 f _{Bus} /4	Hz
1		Cycle time	Master Slave	^t scк ^t scк	2 4	2048 —	t _{cyc} t _{cyc}
2		Enable lead time	Master Slave	t _{Lead} t _{Lead}	 1/2	1/2	t _{SCK} t _{SCK}
3		Enable lag time	Master Slave	t _{Lag} t _{Lag}	 1/2	1/2	t _{scк} t _{scк}
4		Clock (SPSCK) high time Master and Slave	9	t _{scкн}	1/2 t _{SCK} – 25	_	ns
5		Clock (SPSCK) low time and Slave	Master	t _{SCKL}	1/2 t _{SCK} – 25	_	ns
6		Data setup time (inputs)	Master Slave	t _{SI(M)} t _{SI(S)}	30 30		ns ns
7		Data hold time (inputs)	Master Slave	t _{HI(M)} t _{HI(S)}	30 30		ns ns
8		Access time, slave ⁴		t _A	0	40	ns
9		Disable time, slave ⁵		t _{dis}	—	40	ns
10		Data setup time (outputs	s) Master Slave	t _{SO} t _{SO}	25 25		ns ns
11		Data hold time (outputs)	Master Slave	t _{HO} t _{HO}	-10 -10		ns ns

 Table 3-14. SPI Electrical Characteristic

¹ Refer to Figure 3-15 through Figure 3-18.

³ Maximum baud rate must be limited to 5 MHz due to pad input characteristics.

- ⁴ Time to data active from high-impedance state.
- ⁵ Hold time to high-impedance state.

 $^{^2\,}$ All timing is shown with respect to 20% V_{DD} and 70% V_{DD}, unless noted; 100 pF load on all SPI pins. All timing assumes slew rate control disabled and high drive strength enabled for SPI output pins.



Chapter 3 Electrical Characteristics and Timing Specifications



NOTES:

1. \overline{SS} output mode (MODFEN = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 3-15. SPI Master Timing (CPHA = 0)



1. \overline{SS} output mode (MODFEN = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 3-16. SPI Master Timing (CPHA = 1)



Chapter 3 Electrical Characteristics and Timing Specifications

3.13 EMC Performance

Electromagnetic compatibility (EMC) performance is highly dependant on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

3.13.1 Radiated Emissions

Microcontroller radiated RF emissions are measured from 150 kHz to 1 GHz using the TEM/GTEM Cell method in accordance with the IEC 61967-2 and SAE J1752/3 standards. The measurement is performed with the microcontroller installed on a custom EMC evaluation board while running specialized EMC test software. The radiated emissions from the microcontroller are measured in a TEM cell in two package orientations (North and East). For more detailed information concerning the evaluation results, conditions and setup, please refer to the EMC Evaluation Report for this device.

The maximum radiated RF emissions of the tested configuration in all orientations are less than or equal to the reported emissions levels.

Parameter	Symbol	Conditions	Frequency	f _{OSC} /f _{BUS}	Level ¹ (Max)	Unit
	V_{RE_TEM}	$V_{DD} = 5.0 V$ $T_A = +25^{\circ}C$ package type 80 LQFP	0.15 – 50 MHz	32kHz crystal	30	dBμV
	Radiated emissions,		50 – 150 MHz	20MHz Bus	32	
Radiated emissions,			150 – 500 MHz		19	
electric field and magnetic field			500 – 1000 MHz		7	
			IEC Level		l ²	—
			SAE Level		l ²	—

Table 3-16. Radiated Emissions

¹ Data based on laboratory test results.

² IEC and SAE Level Maximums: I=36 dBuV.



Chapter 5 Revision History

To provide the most up-to-date information, the version of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

http://freescale.com/

The following revision history table summarizes changes contained in this document.

Revision Number	Revision Date	Description of Changes
1	9/2008	Initial release of a separate data sheet and reference manual. Removed PTH7, clarified SPI as one full and one master-only, added missing RoHS logo, updated back cover addresses, and incorporated general release edits and updates. Added some finalized electrical characteristics.
2	6/2009	Added the parameter "Bandgap Voltage Reference" in Table 3-6 Updated Section 3.13, "EMC Performance" and corrected Table 3-16. Updated disclaimer page.
3	9/2010	Added 48-pin QFN package information.
4	8/2011	Updated the t _{RTI} in the Table 3-12. Updated the RI _{DD} in the Table 3-7.