
E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| 2 0 0 0 0 | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | CIP-51 8051 |
| Core Size | 8-Bit |
| Speed | 50MHz |
| Connectivity | I ² C, SMBus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 16 |
| Program Memory Size | 16KB (16K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 2.25K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.2V ~ 3.6V |
| Data Converters | A/D 15x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 20-UFQFN Exposed Pad |
| Supplier Device Package | 20-QFN (3x3) |
| Purchase URL | https://www.e-xfl.com/product-detail/silicon-labs/efm8bb21f16g-b-qfn20r |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1. Feature List

The EFM8BB2 highlighted features are listed below.

- Core:
 - Pipelined CIP-51 Core
 - Fully compatible with standard 8051 instruction set
 - 70% of instructions execute in 1-2 clock cycles
 - 50 MHz maximum operating frequency
- Memory:
 - Up to 16 KB flash memory, in-system re-programmable from firmware, including 1 KB of 64-byte sectors and 15 KB of 512-byte sectors.
 - Up to 2304 bytes RAM (including 256 bytes standard 8051 RAM and 2048 bytes on-chip XRAM)
- Power:
 - 5 V-input LDO regulator
 - Internal LDO regulator for CPU core voltage
 - Power-on reset circuit and brownout detectors
- I/O: Up to 22 total multifunction I/O pins:
 - All pins 5 V tolerant under bias
 - Flexible peripheral crossbar for peripheral routing
 - 5 mA source, 12.5 mA sink allows direct drive of LEDs
- Clock Sources:
 - Internal 49 MHz oscillator with accuracy of ±1.5%
 - + Internal 24.5 MHz oscillator with $\pm 2\%$ accuracy
 - Internal 80 kHz low-frequency oscillator
 - External CMOS clock option

- Timers/Counters and PWM:
 - 3-channel Programmable Counter Array (PCA) supporting PWM, capture/compare, and frequency output modes
 - 5 x 16-bit general-purpose timers
 - Independent watchdog timer, clocked from the low frequency oscillator
- Communications and Digital Peripherals:
 - 2 x UART, up to 3 Mbaud
 - SPI[™] Master / Slave, up to 12 Mbps
 - SMBus™/I2C™ Master / Slave, up to 400 kbps
 - I²C High-Speed Slave, up to 3.4 Mbps
 - 16-bit CRC unit, supporting automatic CRC of flash at 256byte boundaries
- Analog:
 - 12-Bit Analog-to-Digital Converter (ADC)
 - 2 x Low-current analog comparators with adjustable reference
- On-Chip, Non-Intrusive Debugging
 - Full memory and register inspection
 - · Four hardware breakpoints, single-stepping
- · Pre-loaded UART bootloader
- Temperature range -40 to 85 °C or -40 to 125 °C
 - Automotive grade available (requires PPAP)
- Single power supply of 2.2 to 3.6 V or 3.0 to 5.25 V
- · QFN28, QSOP24, and QFN20 packages

With on-chip power-on reset, voltage supply monitor, watchdog timer, and clock oscillator, the EFM8BB2 devices are truly standalone system-on-a-chip solutions. The flash memory is reprogrammable in-circuit, providing nonvolatile data storage and allowing field upgrades of the firmware. The on-chip debugging interface (C2) allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, and run and halt commands. All analog and digital peripherals are fully functional while debugging. Each device is specified for 2.2 to 3.6 V operation (or up to 5.25 V with the 5 V regulator option) and is available in 28-pin QFN, 20-pin QFN, or 24-pin QSOP packages. All package options are lead-free and RoHS compliant.

2. Ordering Information




Figure 2.1. EFM8BB2 Part Numbering

All EFM8B2 family members have the following features:

- CIP-51 Core running up to 50 MHz
- Three Internal Oscillators (49 MHz, 24.5 MHz and 80 kHz)
- SMBus
- I2C Slave
- SPI
- 2 UARTs
- · 3-Channel Programmable Counter Array (PWM, Clock Generation, Capture/Compare)
- 5 16-bit Timers
- 2 Analog Comparators
- · 12-bit Analog-to-Digital Converter with integrated multiplexer, voltage reference, and temperature sensor
- 16-bit CRC Unit
- AEC-Q100 qualified
- · Pre-loaded UART bootloader

In addition to these features, each part number in the EFM8BB2 family has a set of features that vary across the product line. The product selection guide shows the features available on each family member.

Table 2.1. Product Selection Guide

| Ordering Part Number | Flash Memory (KB) | RAM (Bytes) | Digital Port I/Os (Total) | ADC0 Channels | Comparator 0 Inputs | Comparator 1 Inputs | Pb-free (RoHS Compliant) | 5-to-3.3 V Regulator | Temperature Range | Package |
|-----------------------|-------------------|-------------|---------------------------|---------------|---------------------|---------------------|--------------------------|----------------------|-------------------|---------|
| EFM8BB22F16G-C-QFN28 | 16 | 2304 | 22 | 20 | 10 | 12 | Yes | Yes | -40 to +85 °C | QFN28 |
| EFM8BB21F16G-C-QSOP24 | 16 | 2304 | 21 | 20 | 10 | 12 | Yes | — | -40 to +85 °C | QSOP24 |
| EFM8BB21F16G-C-QFN20 | 16 | 2304 | 16 | 15 | 10 | 7 | Yes | _ | -40 to +85 °C | QFN20 |
| EFM8BB22F16I-C-QFN28 | 16 | 2304 | 22 | 20 | 10 | 12 | Yes | Yes | -40 to +125 °C | QFN28 |
| EFM8BB21F16I-C-QSOP24 | 16 | 2304 | 21 | 20 | 10 | 12 | Yes | — | -40 to +125 °C | QSOP24 |

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|--|---------------------|------------------------------------|-----|-----|------|------|
| Stop Mode—Core halted and all clocks stopped,Internal LDO On, Supply monitor off. | I _{DD} | | _ | 120 | 1045 | μA |
| Shutdown Mode—Core halted and all clocks stopped,Internal LDO Off, Supply monitor off. | I _{DD} | | _ | 0.2 | 15 | μΑ |
| Analog Peripheral Supply Curren | ts (-40 °C to | • +125 °C) | | | | |
| High-Frequency Oscillator 0 | I _{HFOSC0} | Operating at 24.5 MHz, | _ | 105 | | μA |
| | | T _A = 25 °C | | | | |
| High-Frequency Oscillator 1 | I _{HFOSC1} | Operating at 49 MHz, | _ | 865 | 940 | μA |
| | | T _A = 25 °C | | | | |
| Low-Frequency Oscillator | I _{LFOSC} | Operating at 80 kHz, | _ | 4 | | μA |
| | | T _A = 25 °C | | | | |
| ADC0 Always-on ⁴ | I _{ADC} | 800 ksps, 10-bit conversions or | _ | 820 | 1200 | μA |
| | | 200 ksps, 12-bit conversions | | | | |
| | | Normal bias settings | | | | |
| | | V _{DD} = 3.0 V | | | | |
| | | 250 ksps, 10-bit conversions or | _ | 405 | 580 | μA |
| | | 62.5 ksps 12-bit conversions | | | | |
| | | Low power bias settings | | | | |
| | | V _{DD} = 3.0 V | | | | |
| ADC0 Burst Mode, 10-bit single conversions, external reference | I _{ADC} | 200 ksps, V _{DD} = 3.0 V | _ | 370 | | μA |
| | | 100 ksps, V _{DD} = 3.0 V | _ | 185 | _ | μA |
| | | 10 ksps, V _{DD} = 3.0 V | _ | 20 | | μA |
| ADC0 Burst Mode, 10-bit single | I _{ADC} | 200 ksps, V _{DD} = 3.0 V | — | 485 | — | μA |
| conversions, internal reference, Low power bias settings | | 100 ksps, V _{DD} = 3.0 V | _ | 245 | _ | μA |
| | | 10 ksps, V _{DD} = 3.0 V | - | 25 | _ | μA |
| ADC0 Burst Mode, 12-bit single | I _{ADC} | 100 ksps, V _{DD} = 3.0 V | _ | 505 | _ | μA |
| conversions, external reference | | 50 ksps, V _{DD} = 3.0 V | _ | 255 | _ | μA |
| | | 10 ksps, V _{DD} = 3.0 V | _ | 50 | _ | μA |
| ADC0 Burst Mode, 12-bit single | I _{ADC} | 100 ksps, V _{DD} = 3.0 V, | _ | 950 | _ | μA |
| conversions, internal reference | | Normal bias | | | | |
| | | 50 ksps, V _{DD} = 3.0 V, | - | 415 | _ | μA |
| | | Low power bias | | | | |
| | | 10 ksps, V _{DD} = 3.0 V, | _ | 80 | _ | μA |
| | | Low power bias | | | | |
| Internal ADC0 Reference, Always- | I _{VREFFS} | Normal Power Mode | - | 680 | 790 | μA |
| on ⁵ | | Low Power Mode | _ | 160 | 210 | μA |

| Parameter | Symbol | Test Condition | Min | Тур | Мах | Unit |
|-----------------------------------|---------------------------------------|----------------------------|-----|------|-----|------|
| Temperature Sensor | emperature Sensor I _{TSENSE} | | _ | 70 | 120 | μA |
| Comparator 0 (CMP0, CMP1) | I _{CMP} | CPMD = 11 | | 0.5 | _ | μA |
| | | CPMD = 10 | _ | 3 | _ | μA |
| | | CPMD = 01 | _ | 8.5 | _ | μA |
| | | CPMD = 00 | _ | 22.5 | — | μA |
| Comparator Reference ⁶ | I _{CPREF} | | _ | 1.2 | _ | μA |
| Voltage Supply Monitor (VMON0) | I _{VMON} | | _ | 15 | 20 | μA |
| 5V Regulator | I _{VREG} | Normal Mode | _ | 245 | 340 | μA |
| | | (SUSEN = 0, BIASENB = 0) | | | | |
| | | Suspend Mode | | 60 | 100 | μA |
| | | (SUSEN = 1, BIASENB = 0) | | | | |
| | | Bias Disabled | _ | 2.5 | 10 | μA |
| | | (BIASENB = 1) | | | | |
| | | Disabled | _ | 2.5 | _ | nA |
| | | (BIASENB = 1, REG1ENB = 1) | | | | |

Note:

1. Currents are additive. For example, where I_{DD} is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount.

2. Includes supply current from internal LDO regulator, supply monitor, and High Frequency Oscillator.

3. Includes supply current from internal LDO regulator, supply monitor, and Low Frequency Oscillator.

4. ADC0 always-on power excludes internal reference supply current.

5. The internal reference is enabled as-needed when operating the ADC in burst mode to save power.

6. This value is the current sourced from the pin or supply selected as the full-scale reference to the comparator DAC.

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|----------------------------------|----------------|---------------------------------------|--------------|------------|-------|------|
| Slope Error | E _M | 12 Bit Mode | _ | ±0.02 | ±0.1 | % |
| | | 10 Bit Mode | | ±0.06 | ±0.24 | % |
| Dynamic Performance 10 kHz Si | ne Wave Inp | out 1 dB below full scale, Max throug | ghput, using | g AGND pin | | |
| Signal-to-Noise | SNR | 12 Bit Mode | 61 | 66 | | dB |
| | | 10 Bit Mode | 53 | 60 | | dB |
| Signal-to-Noise Plus Distortion | SNDR | 12 Bit Mode | 61 | 66 | | dB |
| | | 10 Bit Mode | 53 | 60 | | dB |
| Total Harmonic Distortion (Up to | THD | 12 Bit Mode | | 71 | | dB |
| 5th Harmonic) | | 10 Bit Mode | | 70 | | dB |
| Spurious-Free Dynamic Range | SFDR | 12 Bit Mode | | -79 | | dB |
| | | 10 Bit Mode | _ | -70 | | dB |

4.1.9 Voltage Reference

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit | | |
|-------------------------------------|---------------------------|--|------|------|------|--------|--|--|
| nternal Fast Settling Reference | | | | | | | | |
| Output Voltage | V _{REFFS} | 1.65 V Setting | 1.62 | 1.65 | 1.68 | V | | |
| (Full Temperature and Supply Range) | | 2.4 V Setting, V _{DD} > 2.6 V | 2.35 | 2.4 | 2.45 | V | | |
| Temperature Coefficient | TC _{REFFS} | | _ | 50 | _ | ppm/°C | | |
| Turn-on Time | t _{REFFS} | | _ | _ | 1.5 | μs | | |
| Power Supply Rejection | PSRR _{REF} FS | | _ | 400 | | ppm/V | | |
| External Reference | I | | 1 | 1 | 1 | 1 | | |
| Input Current | I _{EXTREF} | Sample Rate = 800 ksps; VREF = 3.0 V | _ | 8 | _ | μΑ | | |

Table 4.9. Voltage Reference

4.1.10 Temperature Sensor

Table 4.10. Temperature Sensor

| Parameter | Symbol | Test Condition | Min | Тур | Мах | Unit |
|-------------------------------------|-------------------|-----------------------|-----|------|-----|-------|
| Offset | V _{OFF} | T _A = 0 °C | — | 757 | — | mV |
| Offset Error ¹ | E _{OFF} | T _A = 0 °C | _ | 17 | _ | mV |
| Slope | М | | _ | 2.85 | _ | mV/°C |
| Slope Error ¹ | E _M | | _ | 70 | _ | μV/° |
| Linearity | | | — | 0.5 | _ | °C |
| Turn-on Time | | | _ | 1.8 | _ | μs |
| Note: 1. Represents one standard | deviation from th | e mean. | | | | |

4.1.11 1.8 V Internal LDO Voltage Regulator

Table 4.11. 1.8V Internal LDO Voltage Regulator

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|----------------|-----------------------|----------------|------|------|------|------|
| Output Voltage | V _{OUT_1.8V} | | 1.78 | 1.85 | 1.92 | V |

4.1.12 5 V Voltage Regulator

Table 4.12. 5V Voltage Regulator

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|------------------------------------|----------------------|--|-----|--|------|------|
| Input Voltage Range ¹ | V _{REGIN} | | 3.0 | _ | 5.25 | V |
| Output Voltage on VDD ² | V _{REGOUT} | Output Current = 1 to 100 mA | 3.1 | 3.3 | 3.6 | V |
| | | Regulation range (VREGIN ≥ 4.1 V) | | | | |
| | | Output Current = 1 to 100 mA Dropout range (VREGIN < 4.1 V) | _ | V _{REGIN} – V _{DROPOUT} | _ | V |
| Output Current ² | I _{REGOUT} | | | _ | 100 | mA |
| Dropout Voltage | V _{DROPOUT} | Output Current = 100 mA | | _ | 0.8 | V |

Note:

1. Input range to meet the Output Voltage on VDD specification. If the 5V voltage regulator is not used, VREGIN should be tied to VDD.

2. Output current is total regulator output, including any current required by the device.

4.1.13 Comparators

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|-----------------------------------|--------------------|--|-------|------|-----------------------|------|
| Response Time, CPMD = 00 | t _{RESP0} | +100 mV Differential, V_{CM} = 1.65 V | — | 110 | — | ns |
| (Highest Speed) | | -100 mV Differential, V _{CM} = 1.65 V | _ | 160 | — | ns |
| Response Time, CPMD = 11 (Low- | t _{RESP3} | +100 mV Differential, V_{CM} = 1.65 V | _ | 1.2 | _ | μs |
| est Power) | | -100 mV Differential, V _{CM} = 1.65 V | _ | 4.5 | _ | μs |
| Positive Hysteresis | HYS _{CP+} | CPHYP = 00 | _ | 0.4 | _ | mV |
| Mode 0 (CPMD = 00) | | CPHYP = 01 | _ | 8 | — | mV |
| | | CPHYP = 10 | _ | 16 | _ | mV |
| | | CPHYP = 11 | | 32 | _ | mV |
| Negative Hysteresis | HYS _{CP-} | CPHYN = 00 | _ | -0.4 | _ | mV |
| Mode 0 (CPMD = 00) | | CPHYN = 01 | | -8 | _ | mV |
| | | CPHYN = 10 | _ | -16 | _ | mV |
| | | CPHYN = 11 | _ | -32 | — | mV |
| Positive Hysteresis | HYS _{CP+} | CPHYP = 00 | _ | 1.5 | _ | mV |
| Mode 3 (CPMD = 11) | | CPHYP = 01 | _ | 4 | — | mV |
| | | CPHYP = 10 | _ | 8 | — | mV |
| | | CPHYP = 11 | _ | 16 | — | mV |
| Negative Hysteresis | HYS _{CP-} | CPHYN = 00 | _ | -1.5 | — | mV |
| Mode 3 (CPMD = 11) | | CPHYN = 01 | _ | -4 | — | mV |
| | | CPHYN = 10 | _ | -8 | — | mV |
| | | CPHYN = 11 | _ | -16 | — | mV |
| Input Range (CP+ or CP-) | V _{IN} | | -0.25 | — | V _{DD} +0.25 | V |
| Input Pin Capacitance | C _{CP} | | _ | 7.5 | _ | pF |
| Internal Reference DAC Resolution | N _{bits} | | | 6 | | bits |
| Common-Mode Rejection Ratio | CMRR _{CP} | | | 70 | _ | dB |
| Power Supply Rejection Ratio | PSRR _{CP} | | | 72 | _ | dB |
| Input Offset Voltage | V _{OFF} | T _A = 25 °C | -10 | 0 | 10 | mV |
| Input Offset Tempco | TC _{OFF} | | _ | 3.5 | _ | μV/° |
| | | | | | | |

Table 4.13. Comparators

4.4 Typical Performance Curves




Figure 4.1. Typical Operating Supply Current using HFOSC0




Figure 4.2. Typical Operating Supply Current using HFOSC1

5.2 Debug

The diagram below shows a typical connection diagram for the debug connections pins. The pin sharing resistors are only required if the functionality on the C2D (a GPIO pin) and the C2CK (RSTb) is routed to external circuitry. For example, if the RSTb pin is connected to an external switch with debouncing filter or if the GPIO sharing with the C2D pin is connected to an external circuit, the pin sharing resistors and connections to the debug adapter must be placed on the hardware. Otherwise, these components and connections can be omitted.

For more information on debug connections, see the example schematics and information available in AN127: "Pin Sharing Techniques for the C2 Interface." Application notes can be found on the Silicon Labs website (http://www.silabs.com/8bit-appnotes) or in Simplicity Studio.





Figure 5.3. Debug Connection Diagram

5.3 Other Connections

Other components or connections may be required to meet the system-level requirements. Application note, "AN203: 8-bit MCU Printed Circuit Board Design Notes", contains detailed information on these connections. Application Notes can be accessed on the Silicon Labs website (www.silabs.com/8bit-appnotes).





| Table 6.3. | Pin Definitions for EFM8BB2x-QFN20 |
|------------|------------------------------------|
|------------|------------------------------------|

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|----------|-------------------|---------------------|---------------------------------|------------------|
| 1 | P0.1 | Multifunction I/O | Yes | P0MAT.1 | ADC0.1 |
| | | | | INT0.1 | CMP0P.1 |
| | | | | INT1.1 | CMP0N.1 |
| | | | | | AGND |
| 2 | P0.0 | Multifunction I/O | Yes | P0MAT.0 | ADC0.0 |
| | | | | INT0.0 | CMP0P.0 |
| | | | | INT1.0 | CMP0N.0 |
| | | | | | VREF |

7.2 QFN28 PCB Land Pattern




Figure 7.2. QFN28 PCB Land Pattern Drawing

| Table 7.2. | QFN28 PCB L | and Pattern | Dimensions |
|------------|-------------|-------------|------------|
|------------|-------------|-------------|------------|

| Dimension | Min | Мах |
|-----------|-----|-----|
| C1 | 4.8 | 30 |
| C2 | 4.8 | 30 |
| E | 0.6 | 50 |
| X1 | 0.3 | 30 |
| X2 | 3.3 | 35 |
| Y1 | 0.9 | 95 |

| Dimension | Min | Тур | Мах |
|-----------|-----|------|-----|
| ааа | | 0.20 | |
| bbb | | 0.18 | |
| ссс | | 0.10 | |
| ddd | | 0.10 | |

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC outline MO-137, variation AE.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

8.2 QSOP24 PCB Land Pattern




Figure 8.2. QSOP24 PCB Land Pattern Drawing

| Table 8.2. | QSOP24 PCB Land Pattern Dimens | sions |
|------------|--------------------------------|-------|
|------------|--------------------------------|-------|

| Dimension | Min | Мах | |
|-----------|-----------|------|--|
| С | 5.20 | 5.30 | |
| E | 0.635 BSC | | |
| X | 0.30 | 0.40 | |
| Y | 1.50 | 1.60 | |

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. This land pattern design is based on the IPC-7351 guidelines.

3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.

5. The stencil thickness should be 0.125 mm (5 mils).

6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.

7. A No-Clean, Type-3 solder paste is recommended.

8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



Figure 8.3. QSOP24 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

9. QFN20 Package Specifications

9.1 QFN20 Package Dimensions




Figure 9.1. QFN20 Package Drawing

| Table 9.1. | QFN20 Package Dimensions |
|------------|--------------------------|
|------------|--------------------------|

| Dimension | Min | Тур | Мах |
|-----------|----------|------|------|
| A | 0.70 | 0.75 | 0.80 |
| A1 | 0.00 | 0.02 | 0.05 |
| A3 | 0.20 REF | | |
| b | 0.18 | 0.25 | 0.30 |
| С | 0.25 | 0.30 | 0.35 |
| D | 3.00 BSC | | |
| D2 | 1.6 | 1.70 | 1.80 |
| е | 0.50 BSC | | |

| Min | Тур | Мах |
|----------|--------------|--|
| | 3.00 BSC | |
| 1.60 | 1.70 | 1.80 |
| 2.50 BSC | | |
| 0.30 | 0.40 | 0.50 |
| 0.25 REF | | |
| 0.09 | 0.125 | 0.15 |
| | 0.15 | |
| 0.10 | | |
| 0.10 | | |
| 0.05 | | |
| 0.08 | | |
| | 0.10 | |
| | 1.60 0.30 | 3.00 BSC 1.60 1.70 2.50 BSC 0.30 0.40 0.25 REF 0.09 0.125 0.15 0.10 0.10 0.05 0.08 |

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. The drawing complies with JEDEC MO-220.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

| Dimension | Min | Мах |
|--|---|---|
| Note: | | |
| 1. All dimensions shown are in millimeters | (mm) unless otherwise noted. | |
| 2. Dimensioning and Tolerancing is per the | ANSI Y14.5M-1994 specification. | |
| 3. This Land Pattern Design is based on th | e IPC-7351 guidelines. | |
| All metal pads are to be non-solder mas minimum, all the way around the pad. | defined (NSMD). Clearance between the so | older mask and the metal pad is to be 60 μm |
| 5. A stainless steel, laser-cut and electro-p | olished stencil with trapezoidal walls should b | be used to assure good solder paste release |
| 6. The stencil thickness should be 0.125 m | m (5 mils). | |
| 7. The ratio of stencil aperture to land pad | size should be 1:1 for the perimeter pads. | |
| 8. A 2 x 2 array of 0.75 mm openings on a | 0.95 mm pitch should be used for the center | pad to assure proper paste volume. |
| 9. A No-Clean, Type-3 solder paste is reco | mmended. | |

10. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

9.3 QFN20 Package Marking




Figure 9.3. QFN20 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

10.6 Revision 0.3

Updated QFN20 packaging and landing diagram dimensions.

Updated QFN28 D and E minimum value.

Updated some characterization TBD values.

Updated the 5 V-to-3.3 V regulator Electrical Characteristics table.

Added Stop mode to the Power Modes table in 3.2 Power.

10.7 Revision 0.2

Initial release.

Table of Contents

| 1. | Feature List | | | . 1 |
|----|--|---|---|-----|
| 2. | Ordering Information | | | . 2 |
| 3. | System Overview | | | . 4 |
| | 3.1 Introduction. | | | . 4 |
| | 3.2 Power | | | . 5 |
| | 3.3 I/O | | | |
| | 3.4 Clocking. | | | . 6 |
| | 3.5 Counters/Timers and PWM | | | |
| | 3.6 Communications and Other Digital Peripherals | | | |
| | 3.7 Analog | | | |
| | 3.8 Reset Sources | | | |
| | 3.9 Debugging | | | |
| | | | | |
| | 3.10 Bootloader | | | |
| 4. | Electrical Characteristics | | | |
| | 4.1 Electrical Characteristics | | | |
| | 4.1.1 Recommended Operating Conditions | | | |
| | 4.1.2 Power Consumption | | | |
| | 4.1.3 Reset and Supply Monitor | | • | .16 |
| | 4.1.4 Flash Memory | | • | .16 |
| | 4.1.5 Power Management Timing | | | .17 |
| | 4.1.6 Internal Oscillators. | | | .17 |
| | 4.1.7 External Clock Input | | | .18 |
| | 4.1.8 ADC | | | .19 |
| | 4.1.9 Voltage Reference. | | | |
| | 4.1.10 Temperature Sensor | | | |
| | 4.1.11 1.8 V Internal LDO Voltage Regulator | | | |
| | 4.1.12 5 V Voltage Regulator | | | |
| | 4.1.13 Comparators | | | |
| | • | | | |
| | 4.1.14 Port I/O | | | |
| | 4.2 Thermal Conditions | | | |
| | 4.3 Absolute Maximum Ratings | | | |
| | 4.4 Typical Performance Curves | • | • | .25 |
| 5. | Typical Connection Diagrams | • | • | 29 |
| | 5.1 Power | | | .29 |
| | 5.2 Debug | | | .30 |
| | 5.3 Other Connections | | | .30 |
| 6. | Pin Definitions | | | 31 |
| | 6.1 EFM8BB2x-QFN28 Pin Definitions | | | |





Simplicity Studio

One-click access to MCU and wireless tools, documentation, software, source code libraries & more. Available for Windows, Mac and Linux!







Supp

Support and Community community.silabs.com

Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com