



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Discontinued at Digi-Key
Core Processor	CIP-51 8051
Core Size	8-Bit
Speed	50MHz
Connectivity	I <sup>2</sup> C, SMBus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	21
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2.25K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 20x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	24-SSOP (0.154", 3.90mm Width)
Supplier Device Package	24-QSOP
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm8bb21f16g-b-gsop24

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### 1. Feature List

The EFM8BB2 highlighted features are listed below.

- · Core:
  - · Pipelined CIP-51 Core
  - · Fully compatible with standard 8051 instruction set
  - 70% of instructions execute in 1-2 clock cycles
  - · 50 MHz maximum operating frequency
- · Memory:
  - Up to 16 KB flash memory, in-system re-programmable from firmware, including 1 KB of 64-byte sectors and 15 KB of 512-byte sectors.
  - Up to 2304 bytes RAM (including 256 bytes standard 8051 RAM and 2048 bytes on-chip XRAM)
- · Power:
  - · 5 V-input LDO regulator
  - · Internal LDO regulator for CPU core voltage
  - · Power-on reset circuit and brownout detectors
- I/O: Up to 22 total multifunction I/O pins:
  - · All pins 5 V tolerant under bias
  - · Flexible peripheral crossbar for peripheral routing
  - 5 mA source, 12.5 mA sink allows direct drive of LEDs
- · Clock Sources:
  - Internal 49 MHz oscillator with accuracy of ±1.5%
  - Internal 24.5 MHz oscillator with ±2% accuracy
  - · Internal 80 kHz low-frequency oscillator
  - · External CMOS clock option

- · Timers/Counters and PWM:
  - 3-channel Programmable Counter Array (PCA) supporting PWM, capture/compare, and frequency output modes
  - 5 x 16-bit general-purpose timers
  - Independent watchdog timer, clocked from the low frequency oscillator
- · Communications and Digital Peripherals:
  - 2 x UART, up to 3 Mbaud
  - SPI™ Master / Slave, up to 12 Mbps
  - SMBus™/I2C™ Master / Slave, up to 400 kbps
  - I<sup>2</sup>C High-Speed Slave, up to 3.4 Mbps
  - 16-bit CRC unit, supporting automatic CRC of flash at 256byte boundaries
- · Analog:
  - 12-Bit Analog-to-Digital Converter (ADC)
  - 2 x Low-current analog comparators with adjustable reference
- · On-Chip, Non-Intrusive Debugging
  - · Full memory and register inspection
  - · Four hardware breakpoints, single-stepping
- · Pre-loaded UART bootloader
- Temperature range -40 to 85 °C or -40 to 125 °C
  - Automotive grade available (requires PPAP)
- Single power supply of 2.2 to 3.6 V or 3.0 to 5.25 V
- · QFN28, QSOP24, and QFN20 packages

With on-chip power-on reset, voltage supply monitor, watchdog timer, and clock oscillator, the EFM8BB2 devices are truly standalone system-on-a-chip solutions. The flash memory is reprogrammable in-circuit, providing nonvolatile data storage and allowing field upgrades of the firmware. The on-chip debugging interface (C2) allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, and run and halt commands. All analog and digital peripherals are fully functional while debugging. Each device is specified for 2.2 to 3.6 V operation (or up to 5.25 V with the 5 V regulator option) and is available in 28-pin QFN, 20-pin QFN, or 24-pin QSOP packages. All package options are lead-free and RoHS compliant.

# 2. Ordering Information




Figure 2.1. EFM8BB2 Part Numbering

All EFM8B2 family members have the following features:

- · CIP-51 Core running up to 50 MHz
- Three Internal Oscillators (49 MHz, 24.5 MHz and 80 kHz)
- SMBus
- I2C Slave
- SPI
- · 2 UARTs
- 3-Channel Programmable Counter Array (PWM, Clock Generation, Capture/Compare)
- 5 16-bit Timers
- · 2 Analog Comparators
- 12-bit Analog-to-Digital Converter with integrated multiplexer, voltage reference, and temperature sensor
- 16-bit CRC Unit
- AEC-Q100 qualified
- · Pre-loaded UART bootloader

In addition to these features, each part number in the EFM8BB2 family has a set of features that vary across the product line. The product selection guide shows the features available on each family member.

**Table 2.1. Product Selection Guide** 

Ordering Part Number	Flash Memory (KB)	RAM (Bytes)	Digital Port I/Os (Total)	ADC0 Channels	Comparator 0 Inputs	Comparator 1 Inputs	Pb-free (RoHS Compliant)	5-to-3.3 V Regulator	Temperature Range	Package
EFM8BB22F16G-C-QFN28	16	2304	22	20	10	12	Yes	Yes	-40 to +85 °C	QFN28
EFM8BB21F16G-C-QSOP24	16	2304	21	20	10	12	Yes	_	-40 to +85 °C	QSOP24
EFM8BB21F16G-C-QFN20	16	2304	16	15	10	7	Yes	_	-40 to +85 °C	QFN20
EFM8BB22F16I-C-QFN28	16	2304	22	20	10	12	Yes	Yes	-40 to +125 °C	QFN28
EFM8BB21F16I-C-QSOP24	16	2304	21	20	10	12	Yes	_	-40 to +125 °C	QSOP24

#### 3.4 Clocking

The CPU core and peripheral subsystem may be clocked by both internal and external oscillator resources. By default, the system clock comes up running from the 24.5 MHz oscillator divided by 8.

The clock control system offers the following features:

- · Provides clock to core and peripherals.
- 24.5 MHz internal oscillator (HFOSC0), accurate to ±2% over supply and temperature corners.
- 49 MHz internal oscillator (HFOSC1), accurate to ±1.5% over supply and temperature corners.
- 80 kHz low-frequency oscillator (LFOSC0).
- External CMOS clock input (EXTCLK).
- · Clock divider with eight settings for flexible clock scaling:
  - Divide the selected clock source by 1, 2, 4, 8, 16, 32, 64, or 128.
  - HFOSC0 and HFOSC1 include 1.5x pre-scalers for further flexibility.

#### 3.5 Counters/Timers and PWM

#### **Programmable Counter Array (PCA0)**

The programmable counter array (PCA) provides multiple channels of enhanced timer and PWM functionality while requiring less CPU intervention than standard counter/timers. The PCA consists of a dedicated 16-bit counter/timer and one 16-bit capture/compare module for each channel. The counter/timer is driven by a programmable timebase that has flexible external and internal clocking options. Each capture/compare module may be configured to operate independently in one of five modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, or Pulse-Width Modulated (PWM) Output. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the crossbar to port I/O when enabled.

- · 16-bit time base
- · Programmable clock divisor and clock source selection
- · Up to three independently-configurable channels
- 8, 9, 10, 11 and 16-bit PWM modes (center or edge-aligned operation)
- · Output polarity control
- · Frequency output mode
- · Capture on rising, falling or any edge
- · Compare function for arbitrary waveform generation
- · Software timer (internal compare) mode
- · Can accept hardware "kill" signal from comparator 0

#### Universal Asynchronous Receiver/Transmitter (UART1)

UART1 is an asynchronous, full duplex serial port offering a variety of data formatting options. A dedicated baud rate generator with a 16-bit timer and selectable prescaler is included, which can generate a wide range of baud rates. A received data FIFO allows UART1 to receive multiple bytes before data is lost and an overflow occurs.

UART1 provides the following features:

- · Asynchronous transmissions and receptions.
- Dedicated baud rate generator supports baud rates up to SYSCLK/2 (transmit) or SYSCLK/8 (receive).
- 5, 6, 7, 8, or 9 bit data.
- · Automatic start and stop generation.
- · Automatic parity generation and checking.
- · Four byte FIFO on transmit and receive.
- · Auto-baud detection.
- · LIN break and sync field detection.
- · CTS / RTS hardware flow control.

#### Serial Peripheral Interface (SPI0)

The serial peripheral interface (SPI) module provides access to a flexible, full-duplex synchronous serial bus. The SPI can operate as a master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single SPI bus. The slave-select (NSS) signal can be configured as an input to select the SPI in slave mode, or to disable master mode operation in a multi-master environment, avoiding contention on the SPI bus when more than one master attempts simultaneous data transfers. NSS can also be configured as a firmware-controlled chip-select output in master mode, or disabled to reduce the number of pins required. Additional general purpose port I/O pins can be used to select multiple slave devices in master mode.

- · Supports 3- or 4-wire master or slave modes.
- · Supports external clock frequencies up to 12 Mbps in master or slave mode.
- · Support for all clock phase and polarity modes.
- · 8-bit programmable clock rate (master).
- · Programmable receive timeout (slave).
- · Four byte FIFO on transmit and receive.
- Can operate in suspend or snooze modes and wake the CPU on reception of a byte.
- Support for multiple masters on the same data lines.

# System Management Bus / I2C (SMB0)

The SMBus I/O interface is a two-wire, bi-directional serial bus. The SMBus is compliant with the System Management Bus Specification, version 1.1, and compatible with the I<sup>2</sup>C serial bus.

The SMBus module includes the following features:

- Standard (up to 100 kbps) and Fast (400 kbps) transfer speeds
- · Support for master, slave, and multi-master modes
- · Hardware synchronization and arbitration for multi-master mode
- · Clock low extending (clock stretching) to interface with faster masters
- Hardware support for 7-bit slave and general call address recognition
- · Firmware support for 10-bit slave address decoding
- · Ability to inhibit all slave states
- · Programmable data setup/hold times
- Transmit and receive FIFOs (one byte) to help increase throughput in faster applications

#### Low Current Comparators (CMP0, CMP1)

Analog comparators are used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. External input connections to device I/O pins and internal connections are available through separate multiplexers on the positive and negative inputs. Hysteresis, response time, and current consumption may be programmed to suit the specific needs of the application.

The comparator includes the following features:

- Up to 10 (CMP0) or 12 (CMP1) external positive inputs
- Up to 10 (CMP0) or 12 (CMP1) external negative inputs
- · Additional input options:
  - · Internal connection to LDO output
  - · Direct connection to GND
  - · Direct connection to VDD
  - · Dedicated 6-bit reference DAC
- · Synchronous and asynchronous outputs can be routed to pins via crossbar
- Programmable hysteresis between 0 and ±20 mV
- Programmable response time
- · Interrupts generated on rising, falling, or both edges
- · PWM output kill feature

#### 3.8 Reset Sources

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- The core halts program execution.
- · Module registers are initialized to their defined reset values unless the bits reset only with a power-on reset.
- External port pins are forced to a known state.
- · Interrupts and timers are disabled.

All registers are reset to the predefined values noted in the register descriptions unless the bits only reset with a power-on reset. The contents of RAM are unaffected during a reset; any previously stored data is preserved as long as power is not lost. The Port I/O latches are reset to 1 in open-drain mode. Weak pullups are enabled during and after the reset. For Supply Monitor and power-on resets, the RSTb pin is driven low until the device exits the reset state. On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to an internal oscillator. The Watchdog Timer is enabled, and program execution begins at location 0x0000.

Reset sources on the device include the following:

- Power-on reset
- · External reset pin
- Comparator reset
- · Software-triggered reset
- Supply monitor reset (monitors VDD supply)
- Watchdog timer reset
- · Missing clock detector reset
- · Flash error reset

#### 3.9 Debugging

The EFM8BB2 devices include an on-chip Silicon Labs 2-Wire (C2) debug interface to allow flash programming and in-system debugging with the production part installed in the end application. The C2 interface uses a clock signal (C2CK) and a bi-directional C2 data signal (C2D) to transfer information between the device and a host system. See the C2 Interface Specification for details on the C2 protocol.

#### 3.10 Bootloader

All devices come pre-programmed with a UART bootloader. This bootloader resides in the code security page and last page of code flash; it can be erased if it is not needed.

The byte before the Lock Byte is the Bootloader Signature Byte. Setting this byte to a value of 0xA5 indicates the presence of the bootloader in the system. Any other value in this location indicates that the bootloader is not present in flash.

When a bootloader is present, the device will jump to the bootloader vector after any reset, allowing the bootloader to run. The bootloader then determines if the device should stay in bootload mode or jump to the reset vector located at 0x0000. When the bootloader is not present, the device will jump to the reset vector of 0x0000 after any reset.

More information about the bootloader protocol and usage can be found in *AN945: EFM8 Factory Bootloader User Guide*. Application notes can be found on the Silicon Labs website (www.silabs.com/8bit-appnotes) or within Simplicity Studio by using the [**Application Notes**] tile.




Figure 3.2. Flash Memory Map with Bootloader—16 KB Devices

# 4.1.2 Power Consumption

Table 4.2. Power Consumption

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Digital Core Supply Current (G-gr	ade device	s, -40 °C to +85 °C)				
Normal Mode-Full speed with code	I <sub>DD</sub>	F <sub>SYSCLK</sub> = 49 MHz (HFOSC1) <sup>2</sup>	_	9.4	10.1	mA
executing from flash		F <sub>SYSCLK</sub> = 24.5 MHz (HFOSC0) <sup>2</sup>	_	4.5	5.2	mA
		F <sub>SYSCLK</sub> = 1.53 MHz (HFOSC0) <sup>2</sup>	_	600	900	μA
		F <sub>SYSCLK</sub> = 80 kHz <sup>3</sup>	_	145	410	μA
Idle Mode-Core halted with periph-	I <sub>DD</sub>	F <sub>SYSCLK</sub> = 49 MHz (HFOSC1) <sup>2</sup>	_	6.3	6.8	mA
erals running		F <sub>SYSCLK</sub> = 24.5 MHz (HFOSC0) <sup>2</sup>	_	2.9	3.3	mA
		F <sub>SYSCLK</sub> = 1.53 MHz (HFOSC0) <sup>2</sup>	_	440	750	μA
		F <sub>SYSCLK</sub> = 80 kHz <sup>3</sup>	_	130	420	μA
Suspend Mode-Core halted and	I <sub>DD</sub>	LFO Running	_	125	400	μA
high frequency clocks stopped, Supply monitor off.		LFO Stopped	_	120	390	μA
Snooze Mode-Core halted and	I <sub>DD</sub>	LFO Running	_	25	300	μA
nigh frequency clocks stopped. Regulator in low-power state, Sup- oly monitor off.		LFO Stopped	_	20	290	μA
Stop Mode—Core halted and all clocks stopped,Internal LDO On, Supply monitor off.	I <sub>DD</sub>		_	120	390	μА
Shutdown Mode—Core halted and all clocks stopped,Internal LDO Off, Supply monitor off.	I <sub>DD</sub>		_	0.2	3	μА
Digital Core Supply Current (I-gra	de or A-gra	ade devices, -40 °C to +125 °C)			I.	
Normal Mode-Full speed with code	I <sub>DD</sub>	F <sub>SYSCLK</sub> = 49 MHz (HFOSC1) <sup>2</sup>	_	9.4	10.9	mA
executing from flash		F <sub>SYSCLK</sub> = 24.5 MHz (HFOSC0) <sup>2</sup>	_	4.5	5.6	mA
		F <sub>SYSCLK</sub> = 1.53 MHz (HFOSC0) <sup>2</sup>	_	600	1555	μA
		F <sub>SYSCLK</sub> = 80 kHz <sup>3</sup>	_	145	1070	μA
Idle Mode-Core halted with periph-	I <sub>DD</sub>	F <sub>SYSCLK</sub> = 49 MHz (HFOSC1) <sup>2</sup>	_	6.3	7.4	mA
erals running		F <sub>SYSCLK</sub> = 24.5 MHz (HFOSC0) <sup>2</sup>	_	2.9	3.9	mA
		F <sub>SYSCLK</sub> = 1.53 MHz (HFOSC0) <sup>2</sup>	_	440	1400	μA
		F <sub>SYSCLK</sub> = 80 kHz <sup>3</sup>	_	130	1050	μA
Suspend Mode-Core halted and	I <sub>DD</sub>	LFO Running	_	125	1050	μA
high frequency clocks stopped, Supply monitor off.		LFO Stopped	_	120	1045	μA
Snooze Mode-Core halted and	I <sub>DD</sub>	LFO Running	_	25	950	μA
high frequency clocks stopped. Regulator in low-power state, Supply monitor off.		LFO Stopped	_	20	940	μA

# 4.1.10 Temperature Sensor

Table 4.10. Temperature Sensor

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Offset	V <sub>OFF</sub>	T <sub>A</sub> = 0 °C	_	757	_	mV
Offset Error <sup>1</sup>	E <sub>OFF</sub>	T <sub>A</sub> = 0 °C	_	17	_	mV
Slope	M		_	2.85	_	mV/°C
Slope Error <sup>1</sup>	E <sub>M</sub>		_	70	_	μV/°
Linearity			_	0.5	_	°C
Turn-on Time			_	1.8	_	μs

#### Note:

# 4.1.11 1.8 V Internal LDO Voltage Regulator

Table 4.11. 1.8V Internal LDO Voltage Regulator

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Output Voltage	V <sub>OUT_1.8V</sub>		1.78	1.85	1.92	V

# 4.1.12 5 V Voltage Regulator

Table 4.12. 5V Voltage Regulator

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input Voltage Range <sup>1</sup>	V <sub>REGIN</sub>		3.0	_	5.25	V
Output Voltage on VDD <sup>2</sup>	V <sub>REGOUT</sub>	Output Current = 1 to 100 mA	3.1	3.3	3.6	V
		Regulation range (VREGIN ≥ 4.1 V)				
		Output Current = 1 to 100 mA	_	V <sub>REGIN</sub> –	_	V
		Dropout range (VREGIN < 4.1 V)		V <sub>DROPOUT</sub>		
Output Current <sup>2</sup>	I <sub>REGOUT</sub>		_	_	100	mA
Dropout Voltage	V <sub>DROPOUT</sub>	Output Current = 100 mA	_	_	0.8	V

- 1. Input range to meet the Output Voltage on VDD specification. If the 5V voltage regulator is not used, VREGIN should be tied to VDD.
- 2. Output current is total regulator output, including any current required by the device.

<sup>1.</sup> Represents one standard deviation from the mean.

# 4.1.13 Comparators

Table 4.13. Comparators

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Response Time, CPMD = 00	t <sub>RESP0</sub>	+100 mV Differential, V <sub>CM</sub> = 1.65 V	_	110	_	ns
(Highest Speed)		-100 mV Differential, V <sub>CM</sub> = 1.65 V	_	160	_	ns
Response Time, CPMD = 11 (Low-	t <sub>RESP3</sub>	+100 mV Differential, V <sub>CM</sub> = 1.65 V	_	1.2	_	μs
est Power)		-100 mV Differential, V <sub>CM</sub> = 1.65 V	_	4.5	_	μs
Positive Hysteresis	HYS <sub>CP+</sub>	CPHYP = 00	_	0.4	_	mV
Mode 0 (CPMD = 00)		CPHYP = 01	_	8	_	mV
		CPHYP = 10	_	16	_	mV
		CPHYP = 11	_	32	_	mV
Negative Hysteresis	HYS <sub>CP</sub> -	CPHYN = 00	_	-0.4	_	mV
Mode 0 (CPMD = 00)		CPHYN = 01	_	-8	_	mV
		CPHYN = 10	_	-16	_	mV
		CPHYN = 11	_	-32	_	mV
Positive Hysteresis	HYS <sub>CP+</sub>	CPHYP = 00	_	1.5	_	mV
Mode 3 (CPMD = 11)		CPHYP = 01	_	4	_	mV
		CPHYP = 10	_	8	_	mV
		CPHYP = 11	_	16	_	mV
Negative Hysteresis	HYS <sub>CP</sub> -	CPHYN = 00	_	-1.5	_	mV
Mode 3 (CPMD = 11)		CPHYN = 01	_	-4	_	mV
		CPHYN = 10	_	-8	_	mV
		CPHYN = 11	_	-16	_	mV
Input Range (CP+ or CP-)	V <sub>IN</sub>		-0.25	_	V <sub>DD</sub> +0.25	V
Input Pin Capacitance	C <sub>CP</sub>		_	7.5	_	pF
Internal Reference DAC Resolution	N <sub>bits</sub>			6		bits
Common-Mode Rejection Ratio	CMRR <sub>CP</sub>		_	70	_	dB
Power Supply Rejection Ratio	PSRR <sub>CP</sub>		_	72	_	dB
Input Offset Voltage	V <sub>OFF</sub>	T <sub>A</sub> = 25 °C	-10	0	10	mV
Input Offset Tempco	TC <sub>OFF</sub>		_	3.5	_	μV/°

# 4.3 Absolute Maximum Ratings

Stresses above those listed in Table 4.16 Absolute Maximum Ratings on page 24 may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at http://www.silabs.com/support/quality/pages/default.aspx.

**Table 4.16. Absolute Maximum Ratings** 

Parameter	Symbol	Test Condition	Min	Max	Unit
Ambient Temperature Under Bias	T <sub>BIAS</sub>		-55	125	°C
Storage Temperature	T <sub>STG</sub>		-65	150	°C
Voltage on VDD	V <sub>DD</sub>		GND-0.3	4.2	V
Voltage on VREGIN	V <sub>REGIN</sub>		GND-0.3	5.8	V
Voltage on I/O pins or RSTb	V <sub>IN</sub>	V <sub>DD</sub> > 3.3 V	GND-0.3	5.8	V
		V <sub>DD</sub> < 3.3 V	GND-0.3	V <sub>DD</sub> +2.5	V
Total Current Sunk into Supply Pin	I <sub>VDD</sub>		_	200	mA
Total Current Sourced out of Ground Pin	I <sub>GND</sub>		200	_	mA
Current Sourced or Sunk by any I/O Pin or RSTb	I <sub>IO</sub>		-100	100	mA
Operating Junction Temperature	TJ	T <sub>A</sub> = -40 °C to 85 °C	-40	105	°C
		$T_A$ = -40 °C to 125 °C (I-grade or A-grade parts only)	-40	130	°C

<sup>1.</sup> Exposure to maximum rating conditions for extended periods may affect device reliability.

# 4.4 Typical Performance Curves




Figure 4.1. Typical Operating Supply Current using HFOSC0




Figure 4.2. Typical Operating Supply Current using HFOSC1

Table 6.1. Pin Definitions for EFM8BB2x-QFN28

Pin	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
Number	P0.1	Multifunction I/O	Yes	P0MAT.1	ADC0.1
1	P0.1	Multifunction I/O	res	INT0.1	CMP0P.1
				INT1.1	CMP0N.1
	D0.0	M 165 - 15 - 170		DOMAT O	AGND
2	P0.0	Multifunction I/O	Yes	POMAT.0	ADC0.0
				INTO.0	CMP0P.0
				INT1.0	CMP0N.0
_					VREF
3	GND	Ground			
4	N/C	No Connection			
5	N/C	No Connection			
6	VDD	Supply Power Input /			
		5V Regulator Output			
7	VREGIN	5V Regulator Input			
8	P3.1	Multifunction I/O			
9	RST /	Active-low Reset /			
	C2CK	C2 Debug Clock			
10	P3.0 /	Multifunction I/O /			
	C2D	C2 Debug Data			
11	P2.3	Multifunction I/O	Yes	P2MAT.3	ADC0.23
					CP1P.12
					CP1N.12
12	P2.2	Multifunction I/O	Yes	P2MAT.2	ADC0.22
					CP1P.11
					CP1N.11
13	P2.1	Multifunction I/O	Yes	P2MAT.1	ADC0.21
					CP1P.10
					CP1N.10
14	P2.0	Multifunction I/O	Yes	P2MAT.0	ADC0.20
					CP1P.9
					CP1N.9
15	P1.7	Multifunction I/O	Yes	P1MAT.7	ADC0.15
					CP1P.7
					CP1N.7

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
16	P1.6	Multifunction I/O	Yes	P1MAT.6	ADC0.14
				I2C0_SCL	CP1P.6
					CP1N.6
17	P1.5	Multifunction I/O	Yes	P1MAT.5	ADC0.13
				I2C0_SDA	CP1P.5
					CP1N.5
18	P1.4	Multifunction I/O	Yes	P1MAT.4	ADC0.12
					CP1P.4
					CP1N.4
19	P1.3	Multifunction I/O	Yes	P1MAT.3	ADC0.11
					CP1P.3
					CP1N.3
20	P1.2	Multifunction I/O	Yes	P1MAT.2	ADC0.10
					CP1P.2
					CP1N.2
21	P1.1	Multifunction I/O	Yes	P1MAT.1	ADC0.9
					CP1P.1
					CP1N.1
					CMP0P.10
					CMP0N.10
22	P1.0	Multifunction I/O	Yes	P1MAT.0	ADC0.8
					CP1P.0
					CP1N.0
					CMP0P.9
					CMP0N.9
23	P0.7	Multifunction I/O	Yes	P0MAT.7	ADC0.7
				INT0.7	CMP0P.7
				INT1.7	CMP0N.7
24	P0.6	Multifunction I/O	Yes	P0MAT.6	ADC0.6
				CNVSTR	CMP0P.6
				INT0.6	CMP0N.6
				INT1.6	
25	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.5
				INT0.5	CMP0P.5
				INT1.5	CMP0N.5
				UART0_RX	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
26	P0.4	Multifunction I/O	Yes	P0MAT.4	ADC0.4
				INT0.4	CMP0P.4
				INT1.4	CMP0N.4
				UART0_TX	
27	P0.3	Multifunction I/O	Yes	P0MAT.3	ADC0.3
				EXTCLK	CMP0P.3
				INT0.3	CMP0N.3
				INT1.3	
28	P0.2	Multifunction I/O	Yes	P0MAT.2	ADC0.2
				INT0.2	CMP0P.2
				INT1.2	CMP0N.2
Center	GND	Ground			

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
16	P1.4	Multifunction I/O	Yes	P1MAT.4	ADC0.12
					CMP1P.4
					CMP1N.4
17	P1.3	Multifunction I/O	Yes	P1MAT.3	ADC0.11
					CMP1P.3
					CMP1N.3
18	P1.2	Multifunction I/O	Yes	P1MAT.2	ADC0.10
					CMP1P.2
					CMP1N.2
19	P1.1	Multifunction I/O	Yes	P1MAT.1	ADC0.9
					CMP1P.1
					CMP1N.1
					CMP0P.10
					CMP0N.10
20	P1.0	Multifunction I/O	Yes	P1MAT.0	ADC0.8
					CMP1P.0
					CMP1N.0
					CMP0P.9
					CMP0N.9
21	P0.7	Multifunction I/O	Yes	P0MAT.7	ADC0.7
				INT0.7	CMP0P.7
				INT1.7	CMP0N.7
22	P0.6	Multifunction I/O	Yes	P0MAT.6	ADC0.6
				CNVSTR	CMP0P.6
				INT0.6	CMP0N.6
				INT1.6	
23	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.5
				INT0.5	CMP0P.5
				INT1.5	CMP0N.5
				UART0_RX	
24	P0.4	Multifunction I/O	Yes	P0MAT.4	ADC0.4
				INT0.4	CMP0P.4
				INT1.4	CMP0N.4
				UART0_TX	

#### 8.2 QSOP24 PCB Land Pattern




Figure 8.2. QSOP24 PCB Land Pattern Drawing

Table 8.2. QSOP24 PCB Land Pattern Dimensions

Dimension	Min	Мах	
С	5.20	5.30	
E	0.635 BSC		
Х	0.30	0.40	
Υ	1.50	1.60	

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This land pattern design is based on the IPC-7351 guidelines.
- 3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60  $\mu$ m minimum, all the way around the pad.
- 4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 5. The stencil thickness should be 0.125 mm (5 mils).
- 6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 7. A No-Clean, Type-3 solder paste is recommended.
- 8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

# 8.3 QSOP24 Package Marking



Figure 8.3. QSOP24 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

# 9. QFN20 Package Specifications

# 9.1 QFN20 Package Dimensions




Figure 9.1. QFN20 Package Drawing

Table 9.1. QFN20 Package Dimensions

Dimension	Min	Тур	Max
А	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3	0.20 REF		
b	0.18	0.25	0.30
С	0.25	0.30	0.35
D	3.00 BSC		
D2	1.6	1.70	1.80
е	0.50 BSC		

1.60	3.00 BSC		
1 60			
1.00	1.70	1.80	
2.50 BSC			
0.30	0.40	0.50	
0.25 REF			
0.09	0.125	0.15	
0.15			
0.10			
0.10			
0.05			
0.08			
0.10			
		0.30 0.40 0.25 REF 0.09 0.125 0.15 0.10 0.10 0.05 0.08	

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. The drawing complies with JEDEC MO-220.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

# **Table of Contents**

1.	Feature List....................................	. 1
2.	Ordering Information	. 2
3.	System Overview	. 4
	3.1 Introduction	. 4
	3.2 Power	. 5
	3.3 I/O	. 5
	3.4 Clocking	. 6
	3.5 Counters/Timers and PWM ..........................	
	3.6 Communications and Other Digital Peripherals	
	3.7 Analog	
	3.8 Reset Sources	
	3.9 Debugging	
	3.10 Bootloader	
4.	Electrical Characteristics..................................	
	4.1 Electrical Characteristics	
	4.1.1 Recommended Operating Conditions	
	4.1.2 Power Consumption	.13
	4.1.3 Reset and Supply Monitor	.16
	4.1.4 Flash Memory	.16
	4.1.5 Power Management Timing	.17
	4.1.6 Internal Oscillators	.17
	4.1.7 External Clock Input	.18
	4.1.8 ADC	.19
	4.1.9 Voltage Reference	.20
	4.1.10 Temperature Sensor	.21
	4.1.11 1.8 V Internal LDO Voltage Regulator	.21
	4.1.12 5 V Voltage Regulator	
	4.1.13 Comparators	
	4.1.14 Port I/O	
	4.2 Thermal Conditions	
	4.3 Absolute Maximum Ratings	
	4.4 Typical Performance Curves	
_		
5.	Typical Connection Diagrams	
	5.1 Power	
	5.2 Debug	.30
	5.3 Other Connections	.30
6.	Pin Definitions....................................	31
	6.1 EFM8BB2x-QFN28 Pin Definitions	