E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	CIP-51 8051
Core Size	8-Bit
Speed	50MHz
Connectivity	I ² C, SMBus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	21
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2.25K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 20x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	24-SSOP (0.154", 3.90mm Width)
Supplier Device Package	24-QSOP
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm8bb21f16g-b-qsop24r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.2 Power

All internal circuitry draws power from the VDD supply pin. External I/O pins are powered from the VIO supply voltage (or VDD on devices without a separate VIO connection), while most of the internal circuitry is supplied by an on-chip LDO regulator. Control over the device power can be achieved by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital peripherals, such as timers and serial buses, have their clocks gated off and draw little power when they are not in use.

Table 3.1. Power Modes

Power Mode	Details	Mode Entry	Wake-Up Sources
Normal	Core and all peripherals clocked and fully operational	—	—
Idle	 Core halted All peripherals clocked and fully operational Code resumes execution on wake event 	Set IDLE bit in PCON0	Any interrupt
Suspend	 Core and peripheral clocks halted HFOSC0 and HFOSC1 oscillators stopped Regulators in normal bias mode for fast wake Timer 3 and 4 may clock from LFOSC0 Code resumes execution on wake event 	 Switch SYSCLK to HFOSC0 Set SUSPEND bit in PCON1 	 Timer 4 Event SPI0 Activity I2C0 Slave Activity Port Match Event Comparator 0 Falling Edge
Stop	 All internal power nets shut down 5 V regulator remains active (if enabled) Internal 1.8 V LDO on Pins retain state Exit on any reset source 	1. Clear STOPCF bit in REG0CN 2. Set STOP bit in PCON0	Any reset source
Snooze	 Core and peripheral clocks halted HFOSC0 and HFOSC1 oscillators stopped Regulators in low bias current mode for energy savings Timer 3 and 4 may clock from LFOSC0 Code resumes execution on wake event 	 Switch SYSCLK to HFOSC0 Set SNOOZE bit in PCON1 	 Timer 4 Event SPI0 Activity I2C0 Slave Activity Port Match Event Comparator 0 Falling Edge
Shutdown	 All internal power nets shut down 5 V regulator remains active (if enabled) Internal 1.8 V LDO off to save energy Pins retain state Exit on pin or power-on reset 	1. Set STOPCF bit in REG0CN 2. Set STOP bit in PCON0	 RSTb pin reset Power-on reset

3.3 I/O

Digital and analog resources are externally available on the device's multi-purpose I/O pins. Port pins P0.0-P2.3 can be defined as general-purpose I/O (GPIO), assigned to one of the internal digital resources through the crossbar or dedicated channels, or assigned to an analog function. Port pins P3.0 and P3.1 can be used as GPIO. Additionally, the C2 Interface Data signal (C2D) is shared with P3.0.

The port control block offers the following features:

- Up to 22 multi-functions I/O pins, supporting digital and analog functions.
- Flexible priority crossbar decoder for digital peripheral assignment.
- Two drive strength settings for each port.
- Two direct-pin interrupt sources with dedicated interrupt vectors (INT0 and INT1).
- · Up to 20 direct-pin interrupt sources with shared interrupt vector (Port Match).

3.4 Clocking

The CPU core and peripheral subsystem may be clocked by both internal and external oscillator resources. By default, the system clock comes up running from the 24.5 MHz oscillator divided by 8.

The clock control system offers the following features:

- · Provides clock to core and peripherals.
- 24.5 MHz internal oscillator (HFOSC0), accurate to ±2% over supply and temperature corners.
- 49 MHz internal oscillator (HFOSC1), accurate to ±1.5% over supply and temperature corners.
- 80 kHz low-frequency oscillator (LFOSC0).
- External CMOS clock input (EXTCLK).
- · Clock divider with eight settings for flexible clock scaling:
 - Divide the selected clock source by 1, 2, 4, 8, 16, 32, 64, or 128.
 - HFOSC0 and HFOSC1 include 1.5x pre-scalers for further flexibility.

3.5 Counters/Timers and PWM

Programmable Counter Array (PCA0)

The programmable counter array (PCA) provides multiple channels of enhanced timer and PWM functionality while requiring less CPU intervention than standard counter/timers. The PCA consists of a dedicated 16-bit counter/timer and one 16-bit capture/compare module for each channel. The counter/timer is driven by a programmable timebase that has flexible external and internal clocking options. Each capture/compare module may be configured to operate independently in one of five modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, or Pulse-Width Modulated (PWM) Output. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the crossbar to port I/O when enabled.

- 16-bit time base
- Programmable clock divisor and clock source selection
- · Up to three independently-configurable channels
- 8, 9, 10, 11 and 16-bit PWM modes (center or edge-aligned operation)
- Output polarity control
- Frequency output mode
- · Capture on rising, falling or any edge
- · Compare function for arbitrary waveform generation
- · Software timer (internal compare) mode
- · Can accept hardware "kill" signal from comparator 0

Universal Asynchronous Receiver/Transmitter (UART1)

UART1 is an asynchronous, full duplex serial port offering a variety of data formatting options. A dedicated baud rate generator with a 16-bit timer and selectable prescaler is included, which can generate a wide range of baud rates. A received data FIFO allows UART1 to receive multiple bytes before data is lost and an overflow occurs.

UART1 provides the following features:

- · Asynchronous transmissions and receptions.
- Dedicated baud rate generator supports baud rates up to SYSCLK/2 (transmit) or SYSCLK/8 (receive).
- 5, 6, 7, 8, or 9 bit data.
- Automatic start and stop generation.
- · Automatic parity generation and checking.
- · Four byte FIFO on transmit and receive.
- Auto-baud detection.
- LIN break and sync field detection.
- CTS / RTS hardware flow control.

Serial Peripheral Interface (SPI0)

The serial peripheral interface (SPI) module provides access to a flexible, full-duplex synchronous serial bus. The SPI can operate as a master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single SPI bus. The slave-select (NSS) signal can be configured as an input to select the SPI in slave mode, or to disable master mode operation in a multi-master environment, avoiding contention on the SPI bus when more than one master attempts simultaneous data transfers. NSS can also be configured as a firmware-controlled chip-select output in master mode, or disable to reduce the number of pins required. Additional general purpose port I/O pins can be used to select multiple slave devices in master mode.

- · Supports 3- or 4-wire master or slave modes.
- · Supports external clock frequencies up to 12 Mbps in master or slave mode.
- · Support for all clock phase and polarity modes.
- · 8-bit programmable clock rate (master).
- Programmable receive timeout (slave).
- Four byte FIFO on transmit and receive.
- · Can operate in suspend or snooze modes and wake the CPU on reception of a byte.
- Support for multiple masters on the same data lines.

System Management Bus / I2C (SMB0)

The SMBus I/O interface is a two-wire, bi-directional serial bus. The SMBus is compliant with the System Management Bus Specification, version 1.1, and compatible with the I²C serial bus.

The SMBus module includes the following features:

- · Standard (up to 100 kbps) and Fast (400 kbps) transfer speeds
- · Support for master, slave, and multi-master modes
- Hardware synchronization and arbitration for multi-master mode
- · Clock low extending (clock stretching) to interface with faster masters
- · Hardware support for 7-bit slave and general call address recognition
- Firmware support for 10-bit slave address decoding
- · Ability to inhibit all slave states
- Programmable data setup/hold times
- · Transmit and receive FIFOs (one byte) to help increase throughput in faster applications

4. Electrical Characteristics

4.1 Electrical Characteristics

All electrical parameters in all tables are specified under the conditions listed in Table 4.1 Recommended Operating Conditions on page 12, unless stated otherwise.

Table 4.1. Recommended Operating Conditions

4.1.1 Recommended Operating Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Operating Supply Voltage on VDD	V _{DD}		2.2	—	3.6	V
Operating Supply Voltage on VRE- GIN	V _{REGIN}		3.0	_	5.25	V
System Clock Frequency	f _{SYSCLK}		0	_	50	MHz
Operating Ambient Temperature	T _A	G-grade devices	-40	—	85	°C
		I-grade or A-grade devices	-40	—	125	°C
Note:						

1. All voltages with respect to GND.

2. GPIO levels are undefined whenever VDD is less than 1 V.

4.1.3 Reset and Supply Monitor

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
VDD Supply Monitor Threshold	V _{VDDM}		1.95	2.05	2.15	V
Power-On Reset (POR) Threshold	V _{POR}	Rising Voltage on VDD	_	1.2	_	V
		Falling Voltage on VDD	0.75	_	1.36	V
VDD Ramp Time	t _{RMP}	Time to V _{DD} > 2.2 V	10	_	_	μs
Reset Delay from POR	t _{POR}	Relative to V _{DD} > V _{POR}	3	10	31	ms
Reset Delay from non-POR source	t _{RST}	Time between release of reset source and code execution	_	50	_	μs
RST Low Time to Generate Reset	t _{RSTL}		15		_	μs
Missing Clock Detector Response Time (final rising edge to reset)	t _{MCD}	F _{SYSCLK} >1 MHz	_	0.625	1.2	ms
Missing Clock Detector Trigger Frequency	F _{MCD}		_	7.5	13.5	kHz
VDD Supply Monitor Turn-On Time	t _{MON}		_	2		μs

Table 4.3. Reset and Supply Monitor

4.1.4 Flash Memory

Table 4.4. Flash Memory

Parameter	Symbol	Test Condition	Min	Тур	Мах	Units
Write Time ^{1,2}	t _{WRITE}	One Byte,	19	20	21	μs
		F _{SYSCLK} = 24.5 MHz				
Erase Time ^{1 ,2}	t _{ERASE}	One Page,	5.2	5.35	5.5	ms
		F _{SYSCLK} = 24.5 MHz				
V _{DD} Voltage During Programming ³	V _{PROG}		2.2		3.6	V
Endurance (Write/Erase Cycles)	N _{WE}		20k	100k	—	Cycles

Note:

1. Does not include sequencing time before and after the write/erase operation, which may be multiple SYSCLK cycles.

2. The internal High-Frequency Oscillator 0 has a programmable output frequency, which is factory programmed to 24.5 MHz. If user firmware adjusts the oscillator speed, it must be between 22 and 25 MHz during any flash write or erase operation. It is recommended to write the HFO0CAL register back to its reset value when writing or erasing flash.

3. Flash can be safely programmed at any voltage above the supply monitor threshold (V_{VDDM}).

4. Data Retention Information is published in the Quarterly Quality and Reliability Report.

4.1.7 External Clock Input

Table 4.7. External Clock Input

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
External Input CMOS Clock	f _{CMOS}		0	_	50	MHz
Frequency (at EXTCLK pin)						
External Input CMOS Clock High Time	tсмоян		9	_	_	ns
External Input CMOS Clock Low Time	tCMOSL		9	_	_	ns

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit		
Slope Error	E _M	12 Bit Mode	—	±0.02	±0.1	%		
		10 Bit Mode	—	±0.06	±0.24	%		
Dynamic Performance 10 kHz Si	ne Wave Inp	ut 1 dB below full scale, Max throug	ghput, using	AGND pin				
Signal-to-Noise	SNR	12 Bit Mode	61	66	_	dB		
		10 Bit Mode	53	60	_	dB		
Signal-to-Noise Plus Distortion	SNDR	12 Bit Mode	61	66	—	dB		
		10 Bit Mode	53	60	—	dB		
Total Harmonic Distortion (Up to	THD	12 Bit Mode	_	71	_	dB		
Stn Harmonic)		10 Bit Mode	—	70	—	dB		
Spurious-Free Dynamic Range	SFDR	12 Bit Mode	—	-79	_	dB		
		10 Bit Mode	_	-70	_	dB		
Note: 1. Absolute input pin voltage is limited by the V _{DD} supply.								

4.1.9 Voltage Reference

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit	
Internal Fast Settling Reference							
Output Voltage	V _{REFFS}	1.65 V Setting	1.62	1.65	1.68	V	
(Full Temperature and Supply Range)		2.4 V Setting, V _{DD} > 2.6 V	2.35	2.4	2.45	V	
Temperature Coefficient	TC _{REFFS}		—	50	—	ppm/°C	
Turn-on Time	t _{REFFS}		—	_	1.5	μs	
Power Supply Rejection	PSRR _{REF} FS		_	400		ppm/V	
External Reference							
Input Current	I _{EXTREF}	Sample Rate = 800 ksps; VREF = 3.0 V	_	8	_	μA	

Table 4.9. Voltage Reference

4.1.10 Temperature Sensor

Table 4.10. Temperature Sensor

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Offset	V _{OFF}	T _A = 0 °C	_	757	_	mV
Offset Error ¹	E _{OFF}	T _A = 0 °C	—	17	_	mV
Slope	М		—	2.85	_	mV/°C
Slope Error ¹	E _M		_	70	_	μV/°
Linearity				0.5	_	°C
Turn-on Time			—	1.8	—	μs
Note: 1. Represents one standard devia	ition from the	mean.				

4.1.11 1.8 V Internal LDO Voltage Regulator

Table 4.11. 1.8V Internal LDO Voltage Regulator

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Output Voltage	V _{OUT_1.8V}		1.78	1.85	1.92	V

4.1.12 5 V Voltage Regulator

Table 4.12. 5V Voltage Regulator

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Input Voltage Range ¹	V _{REGIN}		3.0		5.25	V
Output Voltage on VDD ²	V _{REGOUT}	Output Current = 1 to 100 mA	3.1	3.3	3.6	V
		Regulation range (VREGIN ≥ 4.1 V)				
		Output Current = 1 to 100 mA	—	V _{REGIN} –	—	V
		Dropout range (VREGIN < 4.1 V)		VDROPOUT		
Output Current ²	IREGOUT				100	mA
Dropout Voltage	V _{DROPOUT}	Output Current = 100 mA			0.8	V

Note:

1. Input range to meet the Output Voltage on VDD specification. If the 5V voltage regulator is not used, VREGIN should be tied to VDD.

2. Output current is total regulator output, including any current required by the device.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Output High Voltage (High Drive) ¹	V _{OH}	I _{OH} = -7 mA, V _{DD} ≥ 3.0 V	V _{DD} - 0.7	_	—	V
		I_{OH} = -3.3 mA, 2.2 V ≤ V _{DD} < 3.0 V	V _{DD} x 0.8	—	—	V
Output Low Voltage (High Drive) ¹	V _{OL}	I _{OL} = 13.5 mA, V _{DD} ≥ 3.0 V	—	—	0.6	V
		I_{OL} = 7 mA, 2.2 V ≤ V_{DD} < 3.0 V	—	_	V _{DD} x 0.2	V
Output High Voltage (Low Drive) ¹	V _{OH}	I _{OH} = -4.75 mA, V _{DD} ≥ 3.0 V	V _{DD} - 0.7	_	—	V
		I_{OH} = -2.25 mA, 2.2 V ≤ V _{DD} < 3.0 V	V _{DD} x 0.8	_	—	V
Output Low Voltage (Low Drive) ¹	V _{OL}	I _{OL} = 6.5 mA, V _{DD} ≥ 3.0 V	—	_	0.6	V
		I_{OL} = 3.5 mA, 2.2 V \leq V _{DD} < 3.0 V	—	_	V _{DD} x 0.2	V
Input High Voltage	V _{IH}		V _{DD} - 0.6	—	—	V
Input Low Voltage	V _{IL}		—	_	0.6	V
Pin Capacitance	C _{IO}		—	7	—	pF
Weak Pull-Up Current	I _{PU}	V _{DD} = 3.6	-30	-20	-10	μA
(V _{IN} = 0 V)						
Input Leakage (Pullups off or Ana- log)	I _{LK}	GND < V _{IN} < V _{DD}	-1.1	—	1.1	μA
Input Leakage Current with V_{IN} above V_{DD}	I _{LK}	$V_{DD} < V_{IN} < V_{DD} + 2.0 V$	0	5	150	μA

Table 4.14. Port I/O

Note:

1. See Figure 4.6 Typical V_{OH} Curves on page 28 and Figure 4.7 Typical V_{OL} Curves on page 28 for more information.

4.2 Thermal Conditions

Table 4.15. Thermal Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Thermal Resistance (Junction to	θ _{JA}	QFN-20 Packages	_	60	_	°C/W
Amplent)		QFN-28 Packages	_	26	_	°C/W
		QSOP-24 Packages	_	65	_	°C/W
Thermal Resistance (Junction to Case)	θ _{JC}	QFN-20 Packages	_	28.86	_	°C/W
Note:						

1. Thermal resistance assumes a multi-layer PCB with any exposed pad soldered to a PCB pad.

4.4 Typical Performance Curves



Figure 4.1. Typical Operating Supply Current using HFOSC0



Figure 4.2. Typical Operating Supply Current using HFOSC1

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
1	P0 1	Multifunction I/O	Yes		
					CMP0P 1
				INT1 1	CMPON 1
2	P0.0	Multifunction I/O	Yes	ΡΟΜΑΤ Ο	
2					
					VREE
3	GND	Ground			
4	N/C	No Connection			
5	N/C	No Connection			
6		Supply Power Input /			
		5V Regulator Output			
7	VREGIN	5V Regulator Input			
8	P3.1	Multifunction I/O			
9	RST /	Active-low Reset /			
	С2СК	C2 Debug Clock			
10	P3.0 /	Multifunction I/O /			
	C2D	C2 Debug Data			
11	P2.3	Multifunction I/O	Yes	P2MAT.3	ADC0.23
					CP1P.12
					CP1N.12
12	P2.2	Multifunction I/O	Yes	P2MAT.2	ADC0.22
					CP1P.11
					CP1N.11
13	P2.1	Multifunction I/O	Yes	P2MAT.1	ADC0.21
					CP1P.10
					CP1N.10
14	P2.0	Multifunction I/O	Yes	P2MAT.0	ADC0.20
					CP1P.9
					CP1N.9
15	P1.7	Multifunction I/O	Yes	P1MAT.7	ADC0.15
					CP1P.7
					CP1N.7

Table 6.1. Pin Definitions for EFM8BB2x-QFN28

Pin	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
Number					
16	P1.6	Multifunction I/O	Yes	P1MA1.6	ADC0.14
				12C0_SCL	CP1P.6
47	D 4.5			D.M.M.T.F.	CP1N.6
17	P1.5	Multifunction I/O	Yes	P1MA1.5	ADC0.13
				12C0_SDA	CP1P.5
40			No.		CP1N.5
18	P1.4	Multifunction I/O	Yes	P1MAT.4	ADC0.12
					CP1P.4
					CP1N.4
19	P1.3	Multifunction I/O	Yes	P1MAT.3	ADC0.11
					CP1P.3
					CP1N.3
20	P1.2	Multifunction I/O	Yes	P1MAT.2	ADC0.10
					CP1P.2
					CP1N.2
21	P1.1	Multifunction I/O	Yes	P1MAT.1	ADC0.9
					CP1P.1
					CP1N.1
					CMP0P.10
					CMP0N.10
22	P1.0	Multifunction I/O	Yes	P1MAT.0	ADC0.8
					CP1P.0
					CP1N.0
					CMP0P.9
					CMP0N.9
23	P0.7	Multifunction I/O	Yes	P0MAT.7	ADC0.7
				INT0.7	CMP0P.7
				INT1.7	CMP0N.7
24	P0.6	Multifunction I/O	Yes	P0MAT.6	ADC0.6
				CNVSTR	CMP0P.6
				INT0.6	CMP0N.6
				INT1.6	
25	P0.5	Multifunction I/O	Yes	POMAT.5	ADC0.5
				INT0.5	CMP0P.5
				INT1.5	CMP0N.5
				UART0_RX	



Figure 6.2. EFM8BB2x-QSOP24 Pinout

Pin	Pin Name	Description	Crossbar Capability	Additional Digital	Analog Functions
Number					
1	P0.3	Multifunction I/O	Yes	P0MAT.3	ADC0.3
				EXTCLK	CMP0P.3
				INT0.3	CMP0N.3
				INT1.3	
2	P0.2	Multifunction I/O	Yes	P0MAT.2	ADC0.2
				INT0.2	CMP0P.2
				INT1.2	CMP0N.2

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
3	P0.1	Multifunction I/O	Yes	P0MAT.1	ADC0.1
				INT0.1	CMP0P.1
				INT1.1	CMP0N.1
					AGND
4	P0.0	Multifunction I/O	Yes	P0MAT.0	ADC0.0
				INT0.0	CMP0P.0
				INT1.0	CMP0N.0
					VREF
5	GND	Ground			
6	VDD	Supply Power Input			
7	RSTb /	Active-low Reset /			
	C2CK	C2 Debug Clock			
8	P3.0 /	Multifunction I/O /			
	C2D	C2 Debug Data			
9	P2.3	Multifunction I/O	Yes	P2MAT.3	ADC0.23
					CMP1P.12
					CMP1N.12
10	P2.2	Multifunction I/O	Yes	P2MAT.2	ADC0.22
					CMP1P.11
					CMP1N.11
11	P2.1	Multifunction I/O	Yes	P2MAT.1	ADC0.21
					CMP1P.10
					CMP1N.10
12	P2.0	Multifunction I/O	Yes	P2MAT.0	ADC0.20
					CMP1P.9
					CMP1N.9
13	P1.7	Multifunction I/O	Yes	P1MAT.7	ADC0.15
					CMP1P.7
					CMP1N.7
14	P1.6	Multifunction I/O	Yes	P1MAT.6	ADC0.14
				I2C0_SCL	CMP1P.6
					CMP1N.6
15	P1.5	Multifunction I/O	Yes	P1MAT.5	ADC0.13
				I2C0_SDA	CMP1P.5
					CMP1N.5

Pin	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
Number					
3	GND	Ground			
4	VDD	Supply Power Input			
5	RSTb /	Active-low Reset /			
	C2CK	C2 Debug Clock			
6	P2.0 /	Multifunction I/O /	Yes		
	C2D	C2 Debug Data			
7	P1.6	Multifunction I/O	Yes	P1MAT.6	ADC0.14
					CMP1P.6
					CMP1N.6
8	P1.5	Multifunction I/O	Yes	P1MAT.5	ADC0.13
					CMP1P.5
					CMP1N.5
9	P1.4	Multifunction I/O	Yes	P1MAT.4	ADC0.12
					CMP1P.4
					CMP1N.4
10	P1.3	Multifunction I/O	Yes	P1MAT.3	ADC0.11
				I2C0_SCL	CMP1P.3
					CMP1N.3
11	P1.2	Multifunction I/O	Yes	P1MAT.2	ADC0.10
				I2C0_SDA	CMP1P.2
					CMP1N.2
12	GND	Ground			
13	P1.1	Multifunction I/O	Yes	P1MAT.1	ADC0.9
					CMP1P.1
					CMP1N.1
					CMP0P.10
					CMP0N.10
14	P1.0	Multifunction I/O	Yes	P1MAT.0	ADC0.8
					CMP1P.0
					CMP1N.0
					CMP0P.9
					CMP0N.9
15	P0.7	Multifunction I/O	Yes	P0MAT.7	ADC0.7
				INT0.7	CMP0P.7
				INT1.7	CMP0N.7

8. QSOP24 Package Specifications

8.1 QSOP24 Package Dimensions



Figure 8.1. QSOP24 Package Drawing

Table 8.1. QSOP24 Package Dimensions

Dimension	Min	Тур	Мах	
A	—	—	1.75	
A1	0.10	—	0.25	
b	0.20	_	0.30	
c	0.10	—	0.25	
D	8.65 BSC			
E	6.00 BSC			
E1	3.90 BSC			
e	0.635 BSC			
L	0.40	_	1.27	
theta	0°	—	8°	

8.2 QSOP24 PCB Land Pattern



Figure 8.2. QSOP24 PCB Land Pattern Drawing

|--|

Dimension	Min	Мах
С	5.20	5.30
E	0.635	BSC
x	0.30	0.40
Y	1.50	1.60

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. This land pattern design is based on the IPC-7351 guidelines.

3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.

5. The stencil thickness should be 0.125 mm (5 mils).

6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.

7. A No-Clean, Type-3 solder paste is recommended.

8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

9. QFN20 Package Specifications

9.1 QFN20 Package Dimensions



Figure 9.1. QFN20 Package Drawing

Table 9.1.	QFN20	Package	Dimensions
------------	-------	---------	------------

Dimension	Min	Тур	Мах	
A	0.70	0.75	0.80	
A1	0.00	0.02	0.05	
A3	0.20 REF			
b	0.18	0.25	0.30	
c	0.25 0.30 0.35			
D	3.00 BSC			
D2	1.6 1.70 1.80			
e	0.50 BSC			

9.2 QFN20 PCB Land Pattern



Figure 9.2. QFN20 PCB Land Pattern Drawing

Table 9.2.	QFN20	РСВ	Land	Pattern	Dimensions
1 4010 3.2.		100	Lanu	allem	Dimensions

Dimension	Min	Мах	
C1	3.10		
C2	3.10		
C3	2.50		
C4	2.50		
E	0.50		
X1	0.30		
X2	0.25	0.35	
Х3	1.80		
Y1	0.90		
Y2	0.25	0.35	
Y3	1.80		

Dimension	Min	Max			
Note:					
1. All dimensions shown are in millimeters (mm) unless otherwise noted.					
2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.					
3. This Land Pattern Design is based on the IPC-7351 guidelines.					
4. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.					
5. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release					
6. The stencil thickness should be 0.125 mm (5 mils).					
7. The ratio of stencil aperture to land pad size should be 1:1 for the perimeter pads.					
8. A 2 x 2 array of 0.75 mm openings on a 0.95 mm pitch should be used for the center pad to assure proper paste volume.					
9. A No-Clean, Type-3 solder paste is recommended.					

10. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

9.3 QFN20 Package Marking



Figure 9.3. QFN20 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).