E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	CIP-51 8051
Core Size	8-Bit
Speed	50MHz
Connectivity	I ² C, SMBus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	21
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2.25К х 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 20x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	24-SSOP (0.154", 3.90mm Width)
Supplier Device Package	24-QSOP
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm8bb21f16g-c-qsop24

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2. Ordering Information



Figure 2.1. EFM8BB2 Part Numbering

All EFM8B2 family members have the following features:

- CIP-51 Core running up to 50 MHz
- Three Internal Oscillators (49 MHz, 24.5 MHz and 80 kHz)
- SMBus
- I2C Slave
- SPI
- 2 UARTs
- · 3-Channel Programmable Counter Array (PWM, Clock Generation, Capture/Compare)
- 5 16-bit Timers
- 2 Analog Comparators
- · 12-bit Analog-to-Digital Converter with integrated multiplexer, voltage reference, and temperature sensor
- 16-bit CRC Unit
- AEC-Q100 qualified
- · Pre-loaded UART bootloader

In addition to these features, each part number in the EFM8BB2 family has a set of features that vary across the product line. The product selection guide shows the features available on each family member.

Table 2.1. Product Selection Guide

Ordering Part Number	Flash Memory (KB)	RAM (Bytes)	Digital Port I/Os (Total)	ADC0 Channels	Comparator 0 Inputs	Comparator 1 Inputs	Pb-free (RoHS Compliant)	5-to-3.3 V Regulator	Temperature Range	Package
EFM8BB22F16G-C-QFN28	16	2304	22	20	10	12	Yes	Yes	-40 to +85 °C	QFN28
EFM8BB21F16G-C-QSOP24	16	2304	21	20	10	12	Yes	_	-40 to +85 °C	QSOP24
EFM8BB21F16G-C-QFN20	16	2304	16	15	10	7	Yes		-40 to +85 °C	QFN20
EFM8BB22F16I-C-QFN28	16	2304	22	20	10	12	Yes	Yes	-40 to +125 °C	QFN28
EFM8BB21F16I-C-QSOP24	16	2304	21	20	10	12	Yes	_	-40 to +125 °C	QSOP24

Ordering Part Number	Flash Memory (KB)	RAM (Bytes)	Digital Port I/Os (Total)	ADC0 Channels	Comparator 0 Inputs	Comparator 1 Inputs	Pb-free (RoHS Compliant)	5-to-3.3 V Regulator	Temperature Range	Package
EFM8BB21F16I-C-QFN20	16	2304	16	15	10	7	Yes	—	-40 to +125 °C	QFN20
EFM8BB22F16A-C-QFN28	16	2304	22	20	10	12	Yes	Yes	-40 to +125 °C	QFN28
EFM8BB21F16A-C-QFN20	16	2304	16	15	10	7	Yes	_	-40 to +125 °C	QFN20

The A-grade (i.e. EFM8BB21F16A-C-QFN20) devices receive full automotive quality production status, including AEC-Q100 qualification, registration with International Material Data System (IMDS), and Part Production Approval Process (PPAP) documentation. PPAP documentation is available at www.silabs.com with a registered and NDA approved user account.

Universal Asynchronous Receiver/Transmitter (UART1)

UART1 is an asynchronous, full duplex serial port offering a variety of data formatting options. A dedicated baud rate generator with a 16-bit timer and selectable prescaler is included, which can generate a wide range of baud rates. A received data FIFO allows UART1 to receive multiple bytes before data is lost and an overflow occurs.

UART1 provides the following features:

- · Asynchronous transmissions and receptions.
- Dedicated baud rate generator supports baud rates up to SYSCLK/2 (transmit) or SYSCLK/8 (receive).
- 5, 6, 7, 8, or 9 bit data.
- Automatic start and stop generation.
- · Automatic parity generation and checking.
- · Four byte FIFO on transmit and receive.
- Auto-baud detection.
- LIN break and sync field detection.
- CTS / RTS hardware flow control.

Serial Peripheral Interface (SPI0)

The serial peripheral interface (SPI) module provides access to a flexible, full-duplex synchronous serial bus. The SPI can operate as a master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single SPI bus. The slave-select (NSS) signal can be configured as an input to select the SPI in slave mode, or to disable master mode operation in a multi-master environment, avoiding contention on the SPI bus when more than one master attempts simultaneous data transfers. NSS can also be configured as a firmware-controlled chip-select output in master mode, or disable to reduce the number of pins required. Additional general purpose port I/O pins can be used to select multiple slave devices in master mode.

- · Supports 3- or 4-wire master or slave modes.
- · Supports external clock frequencies up to 12 Mbps in master or slave mode.
- · Support for all clock phase and polarity modes.
- · 8-bit programmable clock rate (master).
- · Programmable receive timeout (slave).
- Four byte FIFO on transmit and receive.
- · Can operate in suspend or snooze modes and wake the CPU on reception of a byte.
- Support for multiple masters on the same data lines.

System Management Bus / I2C (SMB0)

The SMBus I/O interface is a two-wire, bi-directional serial bus. The SMBus is compliant with the System Management Bus Specification, version 1.1, and compatible with the I²C serial bus.

The SMBus module includes the following features:

- · Standard (up to 100 kbps) and Fast (400 kbps) transfer speeds
- · Support for master, slave, and multi-master modes
- Hardware synchronization and arbitration for multi-master mode
- · Clock low extending (clock stretching) to interface with faster masters
- · Hardware support for 7-bit slave and general call address recognition
- Firmware support for 10-bit slave address decoding
- · Ability to inhibit all slave states
- Programmable data setup/hold times
- · Transmit and receive FIFOs (one byte) to help increase throughput in faster applications

I2C Slave (I2CSLAVE0)

The I2C Slave interface is a 2-wire, bidirectional serial bus that is compatible with the I2C Bus Specification 3.0. It is capable of transferring in high-speed mode (HS-mode) at speeds of up to 3.4 Mbps. Firmware can write to the I2C interface, and the I2C interface can autonomously control the serial transfer of data. The interface also supports clock stretching for cases where the core may be temporarily prohibited from transmitting a byte or processing a received byte during an I2C transaction. This module operates only as an I2C slave device.

The I2C module includes the following features:

- Standard (up to 100 kbps), Fast (400 kbps), Fast Plus (1 Mbps), and High-speed (3.4 Mbps) transfer speeds
- · Support for slave mode only
- · Clock low extending (clock stretching) to interface with faster masters
- · Hardware support for 7-bit slave address recognition
- · Transmit and receive FIFOs (two bytes) to help increase throughput in faster applications

16-bit CRC (CRC0)

The cyclic redundancy check (CRC) module performs a CRC using a 16-bit polynomial. CRC0 accepts a stream of 8-bit data and posts the 16-bit result to an internal register. In addition to using the CRC block for data manipulation, hardware can automatically CRC the flash contents of the device.

The CRC module is designed to provide hardware calculations for flash memory verification and communications protocols. The CRC module supports the standard CCITT-16 16-bit polynomial (0x1021), and includes the following features:

- Support for CCITT-16 polynomial
- · Byte-level bit reversal
- · Automatic CRC of flash contents on one or more 256-byte blocks
- · Initial seed selection of 0x0000 or 0xFFFF

3.7 Analog

12-Bit Analog-to-Digital Converter (ADC0)

The ADC is a successive-approximation-register (SAR) ADC with 12-, 10-, and 8-bit modes, integrated track-and hold and a programmable window detector. The ADC is fully configurable under software control via several registers. The ADC may be configured to measure different signals using the analog multiplexer. The voltage reference for the ADC is selectable between internal and external reference sources.

- · Up to 20 external inputs.
- Single-ended 12-bit and 10-bit modes.
- Supports an output update rate of 200 ksps samples per second in 12-bit mode or 800 ksps samples per second in 10-bit mode.
- Operation in low power modes at lower conversion speeds.
- Asynchronous hardware conversion trigger, selectable between software, external I/O and internal timer sources.
- · Output data window comparator allows automatic range checking.
- Support for burst mode, which produces one set of accumulated data per conversion-start trigger with programmable power-on settling and tracking time.
- · Conversion complete and window compare interrupts supported.
- Flexible output data formatting.
- Includes an internal fast-settling reference with two levels (1.65 V and 2.4 V) and support for external reference and signal ground.
- Integrated temperature sensor.

4.1.3 Reset and Supply Monitor

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
VDD Supply Monitor Threshold	V _{VDDM}		1.95	2.05	2.15	V
Power-On Reset (POR) Threshold	V _{POR}	Rising Voltage on VDD	_	1.2	_	V
		Falling Voltage on VDD	0.75	_	1.36	V
VDD Ramp Time	t _{RMP}	Time to V _{DD} > 2.2 V	10	_	_	μs
Reset Delay from POR	t _{POR}	Relative to V _{DD} > V _{POR}	3	10	31	ms
Reset Delay from non-POR source	t _{RST}	Time between release of reset source and code execution	_	50	_	μs
RST Low Time to Generate Reset	t _{RSTL}		15		_	μs
Missing Clock Detector Response Time (final rising edge to reset)	t _{MCD}	F _{SYSCLK} >1 MHz	_	0.625	1.2	ms
Missing Clock Detector Trigger Frequency	F _{MCD}		_	7.5	13.5	kHz
VDD Supply Monitor Turn-On Time	t _{MON}		_	2		μs

Table 4.3. Reset and Supply Monitor

4.1.4 Flash Memory

Table 4.4. Flash Memory

Parameter	Symbol	Test Condition	Min	Тур	Мах	Units
Write Time ^{1,2}	t _{WRITE}	One Byte,	19	20	21	μs
		F _{SYSCLK} = 24.5 MHz				
Erase Time ^{1 ,2}	t _{ERASE}	One Page,	5.2	5.35	5.5	ms
		F _{SYSCLK} = 24.5 MHz				
V _{DD} Voltage During Programming ³	V _{PROG}		2.2		3.6	V
Endurance (Write/Erase Cycles)	N _{WE}		20k	100k	—	Cycles

Note:

1. Does not include sequencing time before and after the write/erase operation, which may be multiple SYSCLK cycles.

2. The internal High-Frequency Oscillator 0 has a programmable output frequency, which is factory programmed to 24.5 MHz. If user firmware adjusts the oscillator speed, it must be between 22 and 25 MHz during any flash write or erase operation. It is recommended to write the HFO0CAL register back to its reset value when writing or erasing flash.

3. Flash can be safely programmed at any voltage above the supply monitor threshold (V_{VDDM}).

4. Data Retention Information is published in the Quarterly Quality and Reliability Report.

Table 4.8. ADC

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit	
Resolution	N _{bits}	12 Bit Mode		12		Bits	
		10 Bit Mode		10		Bits	
Throughput Rate	f _S	12 Bit Mode	—	_	200	ksps	
(High Speed Mode)		10 Bit Mode	_	_	800	ksps	
Throughput Rate	f _S	12 Bit Mode	—	—	62.5	ksps	
(Low Power Mode)		10 Bit Mode	—	—	250	ksps	
Tracking Time	t _{TRK}	High Speed Mode	230	_	_	ns	
		Low Power Mode	450	_	_	ns	
Power-On Time	t _{PWR}		1.2	—	—	μs	
SAR Clock Frequency	f _{SAR}	High Speed Mode,	_		6.25	MHz	
		Reference is 2.4 V internal					
		High Speed Mode,	_	_	12.5	MHz	
		Reference is not 2.4 V internal					
		Low Power Mode	—	—	4	MHz	
Conversion Time	t _{CNV}	10-Bit Conversion,		1.1		μs	
		SAR Clock = 12.25 MHz,					
		System Clock = 24.5 MHz.					
Sample/Hold Capacitor	C _{SAR}	Gain = 1	_	5	_	pF	
		Gain = 0.5	_	2.5	_	pF	
Input Pin Capacitance	C _{IN}		_	20	_	pF	
Input Mux Impedance	R _{MUX}		_	550	_	Ω	
Voltage Reference Range	V _{REF}		1		V _{DD}	V	
Input Voltage Range ¹	V _{IN}	Gain = 1	0	—	V _{REF}	V	
		Gain = 0.5	0	_	2xV _{REF}	V	
Power Supply Rejection Ratio	PSRR _{ADC}			70	_	dB	
DC Performance							
Integral Nonlinearity	INL	12 Bit Mode	_	±1	±2.3	LSB	
		10 Bit Mode	_	±0.2	±0.6	LSB	
Differential Nonlinearity (Guaran-	DNL	12 Bit Mode	-1	±0.7	1.9	LSB	
		10 Bit Mode	_	±0.2	±0.6	LSB	
Offset Error	E _{OFF}	12 Bit Mode, VREF = 1.65 V	-3	0	3	LSB	
		10 Bit Mode, VREF = 1.65 V	-2	0	2	LSB	
Offset Temperature Coefficient	TC _{OFF}		_	0.004	_	LSB/°C	

4.1.10 Temperature Sensor

Table 4.10. Temperature Sensor

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit		
Offset	V _{OFF}	T _A = 0 °C	_	757	_	mV		
Offset Error ¹	E _{OFF}	T _A = 0 °C	—	17	_	mV		
Slope	М		—	2.85	_	mV/°C		
Slope Error ¹	E _M		_	70	_	μV/°		
Linearity				0.5	_	°C		
Turn-on Time			—	1.8	—	μs		
Note: . 1. Represents one standard deviation from the mean.								

4.1.11 1.8 V Internal LDO Voltage Regulator

Table 4.11. 1.8V Internal LDO Voltage Regulator

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Output Voltage	V _{OUT_1.8V}		1.78	1.85	1.92	V

4.1.12 5 V Voltage Regulator

Table 4.12. 5V Voltage Regulator

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Input Voltage Range ¹	V _{REGIN}		3.0		5.25	V
Output Voltage on VDD ²	V _{REGOUT}	Output Current = 1 to 100 mA	3.1	3.3	3.6	V
		Regulation range (VREGIN ≥ 4.1 V)				
		Output Current = 1 to 100 mA	—	V _{REGIN} –	—	V
		Dropout range (VREGIN < 4.1 V)		VDROPOUT		
Output Current ²	IREGOUT				100	mA
Dropout Voltage	V _{DROPOUT}	Output Current = 100 mA			0.8	V

Note:

1. Input range to meet the Output Voltage on VDD specification. If the 5V voltage regulator is not used, VREGIN should be tied to VDD.

2. Output current is total regulator output, including any current required by the device.

4.1.13 Comparators

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Response Time, CPMD = 00	t _{RESP0}	+100 mV Differential, V_{CM} = 1.65 V	_	110	—	ns
(Highest Speed)		-100 mV Differential, V _{CM} = 1.65 V		160	_	ns
Response Time, CPMD = 11 (Low-	t _{RESP3}	+100 mV Differential, V _{CM} = 1.65 V		1.2	_	μs
est Power)		-100 mV Differential, V _{CM} = 1.65 V	_	4.5	_	μs
Positive Hysteresis	HYS _{CP+}	CPHYP = 00	_	0.4	_	mV
Mode 0 (CPMD = 00)		CPHYP = 01	_	8	_	mV
		CPHYP = 10	_	16	_	mV
		CPHYP = 11	_	32	_	mV
Negative Hysteresis	HYS _{CP-}	CPHYN = 00	_	-0.4	_	mV
Mode 0 (CPMD = 00)		CPHYN = 01		-8	_	mV
		CPHYN = 10		-16	_	mV
		CPHYN = 11	—	-32	—	mV
Positive Hysteresis	HYS _{CP+}	CPHYP = 00	_	1.5	_	mV
Mode 3 (CPMD = 11)		CPHYP = 01	_	4	—	mV
		CPHYP = 10	_	8	—	mV
		CPHYP = 11	—	16	—	mV
Negative Hysteresis	HYS _{CP-}	CPHYN = 00	—	-1.5	—	mV
Mode 3 (CPMD = 11)		CPHYN = 01	—	-4	—	mV
		CPHYN = 10	—	-8	_	mV
		CPHYN = 11	_	-16	—	mV
Input Range (CP+ or CP-)	V _{IN}		-0.25	—	V _{DD} +0.25	V
Input Pin Capacitance	C _{CP}		—	7.5	—	pF
Internal Reference DAC Resolution	N _{bits}			6		bits
Common-Mode Rejection Ratio	CMRR _{CP}		_	70	_	dB
Power Supply Rejection Ratio	PSRR _{CP}		_	72	_	dB
Input Offset Voltage	V _{OFF}	T _A = 25 °C	-10	0	10	mV
Input Offset Tempco	TC _{OFF}		_	3.5	_	μV/°

Table 4.13. Comparators



Figure 4.5. Typical ADC0 Supply Current in Normal (always-on) Mode

5. Typical Connection Diagrams

5.1 Power

Figure 5.1 Connection Diagram with Voltage Regulator Used on page 29 shows a typical connection diagram for the power pins of the EFM8BB2 devices when the 5 V-to-3.3 V regulator is in use.



Figure 5.1. Connection Diagram with Voltage Regulator Used

Figure 5.2 Connection Diagram with Voltage Regulator Not Used on page 29 shows a typical connection diagram for the power pins of the EFM8BB2 devices when the internal 5 V-to-3.3 V regulator is not used.



Figure 5.2. Connection Diagram with Voltage Regulator Not Used

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
1	P0 1	Multifunction I/O	Yes		
					CMP0P 1
				INT1 1	CMPON 1
2	P0.0	Multifunction I/O	Yes	ΡΟΜΑΤ Ο	
2					
					VREE
3	GND	Ground			
4	N/C	No Connection			
5	N/C	No Connection			
6		Supply Power Input /			
Ū		5V Regulator Output			
7	VREGIN	5V Regulator Input			
8	P3.1	Multifunction I/O			
9	RST /	Active-low Reset /			
	С2СК	C2 Debug Clock			
10	P3.0 /	Multifunction I/O /			
	C2D	C2 Debug Data			
11	P2.3	Multifunction I/O	Yes	P2MAT.3	ADC0.23
					CP1P.12
					CP1N.12
12	P2.2	Multifunction I/O	Yes	P2MAT.2	ADC0.22
					CP1P.11
					CP1N.11
13	P2.1	Multifunction I/O	Yes	P2MAT.1	ADC0.21
					CP1P.10
					CP1N.10
14	P2.0	Multifunction I/O	Yes	P2MAT.0	ADC0.20
					CP1P.9
					CP1N.9
15	P1.7	Multifunction I/O	Yes	P1MAT.7	ADC0.15
					CP1P.7
					CP1N.7

Table 6.1. Pin Definitions for EFM8BB2x-QFN28

Pin	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
Number					
3	GND	Ground			
4	VDD	Supply Power Input			
5	RSTb /	Active-low Reset /			
	C2CK	C2 Debug Clock			
6	P2.0 /	Multifunction I/O /	Yes		
	C2D	C2 Debug Data			
7	P1.6	Multifunction I/O	Yes	P1MAT.6	ADC0.14
					CMP1P.6
					CMP1N.6
8	P1.5	Multifunction I/O	Yes	P1MAT.5	ADC0.13
					CMP1P.5
					CMP1N.5
9	P1.4	Multifunction I/O	Yes	P1MAT.4	ADC0.12
					CMP1P.4
					CMP1N.4
10	P1.3	Multifunction I/O	Yes	P1MAT.3	ADC0.11
				I2C0_SCL	CMP1P.3
					CMP1N.3
11	P1.2	Multifunction I/O	Yes	P1MAT.2	ADC0.10
				I2C0_SDA	CMP1P.2
					CMP1N.2
12	GND	Ground			
13	P1.1	Multifunction I/O	Yes	P1MAT.1	ADC0.9
					CMP1P.1
					CMP1N.1
					CMP0P.10
					CMP0N.10
14	P1.0	Multifunction I/O	Yes	P1MAT.0	ADC0.8
					CMP1P.0
					CMP1N.0
					CMP0P.9
					CMP0N.9
15	P0.7	Multifunction I/O	Yes	P0MAT.7	ADC0.7
				INT0.7	CMP0P.7
				INT1.7	CMP0N.7

7. QFN28 Package Specifications

7.1 QFN28 Package Dimensions



Figure 7.1. QFN28 Package Drawing

Table 7.1. QFN28 Package Dimensions

Dimension	Min	Тур	Мах							
A	0.70	0.75	0.80							
A1	0.00	_	0.05							
A3		0.20 REF								
b	0.20	0.20 0.25								
D		5.00 BSC								
D2	3.15	3.25	3.35							
е		0.50 BSC								
E		5.00 BSC								
E2	3.15	3.25	3.35							
L	0.45	0.55	0.65							
ааа		0.10								
bbb		0.10								
ddd	0.05									

Dimension	Min	Тур	Мах						
eee	0.08								
Note:									

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC Solid State Outline MO-220.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

Dimension	Min	Мах							
Y2	3.	35							
Note:									
1. All dimensions shown are in millimeters (mm) unless otherwise noted.									
2. This Land Pattern Design is based on the IPC-7351 guidelines.									
3 All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 um									

- 3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.
- 4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 5. The stencil thickness should be 0.125 mm (5 mils).
- 6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 7. A 2 x 2 array of 1.2 mm square openings on a 1.5 mm pitch should be used for the center pad.
- 8. A No-Clean, Type-3 solder paste is recommended.
- 9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

7.3 QFN28 Package Marking



Figure 7.3. QFN28 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

8. QSOP24 Package Specifications

8.1 QSOP24 Package Dimensions



Figure 8.1. QSOP24 Package Drawing

Table 8.1. QSOP24 Package Dimensions

Dimension	Min	Тур	Мах							
A	—	—	1.75							
A1	0.10	—	0.25							
b	0.20	_	0.30							
c	0.10	—	0.25							
D	8.65 BSC									
E	6.00 BSC									
E1	3.90 BSC									
e		0.635 BSC								
L	0.40	_	1.27							
theta	0°	—	8°							

9. QFN20 Package Specifications

9.1 QFN20 Package Dimensions



Figure 9.1. QFN20 Package Drawing

Table 9.1.	QFN20	Package	Dimensions
------------	-------	---------	------------

Dimension	Min	Тур	Мах						
A	0.70	0.75	0.80						
A1	0.00	0.02	0.05						
A3		0.20 REF							
b	0.18	0.25	0.30						
c	0.25	0.30	0.35						
D		3.00 BSC							
D2	1.6	1.70	1.80						
e	0.50 BSC								

Table of Contents

1.	Feature List			. 1
2.	Ordering Information			. 2
3.	System Overview			. 4
	3.1 Introduction.			. 4
	3.2 Power			. 5
	3.3 I/O			. 5
				. 6
	3.5 Counters/Timers and PWM			. 6
	3.6 Communications and Other Digital Peripherals	-	-	7
	3.7 Analog	•	•	 q
		•	•	. 0
		•	•	10
		•	•	. 10
		•	•	.11
4.	Electrical Characteristics	•	•	12
	4.1 Electrical Characteristics	•	•	.12
	4.1.1 Recommended Operating Conditions	•	•	.12
	4.1.2 Power Consumption	•	•	.13
	4.1.3 Reset and Supply Monitor		•	.16
	4.1.4 Flash Memory		•	.16
	4.1.5 Power Management Timing			.17
	4.1.6 Internal Oscillators.			.17
	4.1.7 External Clock Input			.18
	4.1.8 ADC			.19
	4.1.9 Voltage Reference.			.20
	4.1.10 Temperature Sensor			.21
	4 1 11 1 8 V Internal I DO Voltage Regulator	•	•	21
	4 1 12 5 V Voltage Regulator	•	•	21
	4.1.12 5 V Voltage Regulator	•	•	.21
	4.1.13 Comparators	•	•	.22
		•	•	.23
		•	·	.23
		•	•	.24
	4.4 Typical Performance Curves	•	•	.25
5.	Typical Connection Diagrams	•	•	29
	5.1 Power			.29
	5.2 Debug			.30
	5.3 Other Connections			.30
6.	Pin Definitions			31
	6.1 EFM8BB2x-QFN28 Pin Definitions			.31

	6.2 EFM8BB2x-QSOP24 Pin Definitions																	.35
	6.3 EFM8BB2x-QFN20 Pin Definitions .																	.38
7.	QFN28 Package Specifications																	41
	7.1 QFN28 Package Dimensions																	.41
	7.2 QFN28 PCB Land Pattern																	.43
	7.3 QFN28 Package Marking																	.44
8.	QSOP24 Package Specifications																	45
	8.1 QSOP24 Package Dimensions .																	.45
	8.2 QSOP24 PCB Land Pattern																	.47
	8.3 QSOP24 Package Marking																	.48
9.	QFN20 Package Specifications																	49
	9.1 QFN20 Package Dimensions																	.49
	9.2 QFN20 PCB Land Pattern																	.51
	9.3 QFN20 Package Marking																	.52
10	Revision History.																	53
	10.1 Revision 1.31																	.53
	10.2 Revision 1.3																	.53
	10.3 Revision 1.2														•			.53
	10.4 Revision 1.1									•			•			•		.53
	10.5 Revision 1.0		-	•						•			•		•	•		.53
	10.6 Revision 0.3		•							•			•		•	•		.54
	10.7 Revision 0.2		-	•	•			•		•			•		•	•	•	.54
Та	ble of Contents	•	•	•	•		•	•	•	•	•	•	•		•	•	•	55





Simplicity Studio

One-click access to MCU and wireless tools, documentation, software, source code libraries & more. Available for Windows, Mac and Linux!







Supp

Support and Community community.silabs.com

Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com