




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                             |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                      |
| Core Processor             | CIP-51 8051                                                                                                                                                 |
| Core Size                  | 8-Bit                                                                                                                                                       |
| Speed                      | 50MHz                                                                                                                                                       |
| Connectivity               | I <sup>2</sup> C, SMBus, SPI, UART/USART                                                                                                                    |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT                                                                                                                       |
| Number of I/O              | 16                                                                                                                                                          |
| Program Memory Size        | 16KB (16K x 8)                                                                                                                                              |
| Program Memory Type        | FLASH                                                                                                                                                       |
| EEPROM Size                | -                                                                                                                                                           |
| RAM Size                   | 2.25K x 8                                                                                                                                                   |
| Voltage - Supply (Vcc/Vdd) | 2.2V ~ 3.6V                                                                                                                                                 |
| Data Converters            | A/D 15x12b                                                                                                                                                  |
| Oscillator Type            | Internal                                                                                                                                                    |
| Operating Temperature      | -40°C ~ 125°C (TA)                                                                                                                                          |
| Mounting Type              | Surface Mount                                                                                                                                               |
| Package / Case             | 20-WFQFN Exposed Pad                                                                                                                                        |
| Supplier Device Package    | 20-QFN (3x3)                                                                                                                                                |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/silicon-labs/efm8bb21f16i-c-qfn20">https://www.e-xfl.com/product-detail/silicon-labs/efm8bb21f16i-c-qfn20</a> |

## 1. Feature List

The EFM8BB2 highlighted features are listed below.

- Core:
  - Pipelined CIP-51 Core
  - Fully compatible with standard 8051 instruction set
  - 70% of instructions execute in 1-2 clock cycles
  - 50 MHz maximum operating frequency
- Memory:
  - Up to 16 KB flash memory, in-system re-programmable from firmware, including 1 KB of 64-byte sectors and 15 KB of 512-byte sectors.
  - Up to 2304 bytes RAM (including 256 bytes standard 8051 RAM and 2048 bytes on-chip XRAM)
- Power:
  - 5 V-input LDO regulator
  - Internal LDO regulator for CPU core voltage
  - Power-on reset circuit and brownout detectors
- I/O: Up to 22 total multifunction I/O pins:
  - All pins 5 V tolerant under bias
  - Flexible peripheral crossbar for peripheral routing
  - 5 mA source, 12.5 mA sink allows direct drive of LEDs
- Clock Sources:
  - Internal 49 MHz oscillator with accuracy of  $\pm 1.5\%$
  - Internal 24.5 MHz oscillator with  $\pm 2\%$  accuracy
  - Internal 80 kHz low-frequency oscillator
  - External CMOS clock option
- Timers/Counters and PWM:
  - 3-channel Programmable Counter Array (PCA) supporting PWM, capture/compare, and frequency output modes
  - 5 x 16-bit general-purpose timers
  - Independent watchdog timer, clocked from the low frequency oscillator
- Communications and Digital Peripherals:
  - 2 x UART, up to 3 Mbaud
  - SPI™ Master / Slave, up to 12 Mbps
  - SMBus™/I2C™ Master / Slave, up to 400 kbps
  - I2C High-Speed Slave, up to 3.4 Mbps
  - 16-bit CRC unit, supporting automatic CRC of flash at 256-byte boundaries
- Analog:
  - 12-Bit Analog-to-Digital Converter (ADC)
  - 2 x Low-current analog comparators with adjustable reference
- On-Chip, Non-Intrusive Debugging
  - Full memory and register inspection
  - Four hardware breakpoints, single-stepping
- Pre-loaded UART bootloader
- Temperature range -40 to 85 °C or -40 to 125 °C
  - Automotive grade available (requires PPAP)
- Single power supply of 2.2 to 3.6 V or 3.0 to 5.25 V
- QFN28, QSOP24, and QFN20 packages

With on-chip power-on reset, voltage supply monitor, watchdog timer, and clock oscillator, the EFM8BB2 devices are truly standalone system-on-a-chip solutions. The flash memory is reprogrammable in-circuit, providing nonvolatile data storage and allowing field upgrades of the firmware. The on-chip debugging interface (C2) allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, and run and halt commands. All analog and digital peripherals are fully functional while debugging. Each device is specified for 2.2 to 3.6 V operation (or up to 5.25 V with the 5 V regulator option) and is available in 28-pin QFN, 20-pin QFN, or 24-pin QSOP packages. All package options are lead-free and RoHS compliant.

## Timers (Timer 0, Timer 1, Timer 2, Timer 3, and Timer 4)

Several counter/timers are included in the device: two are 16-bit counter/timers compatible with those found in the standard 8051, and the rest are 16-bit auto-reload timers for timing peripherals or for general purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. The other timers offer both 16-bit and split 8-bit timer functionality with auto-reload and capture capabilities.

Timer 0 and Timer 1 include the following features:

- Standard 8051 timers, supporting backwards-compatibility with firmware and hardware.
- Clock sources include SYSCLK, SYSCLK divided by 12, 4, or 48, the External Clock divided by 8, or an external pin.
- 8-bit auto-reload counter/timer mode
- 13-bit counter/timer mode
- 16-bit counter/timer mode
- Dual 8-bit counter/timer mode (Timer 0)

Timer 2, Timer 3 and Timer 4 are 16-bit timers including the following features:

- Clock sources for all timers include SYSCLK, SYSCLK divided by 12, or the External Clock divided by 8.
- LFOSC0 divided by 8 may be used to clock Timer 3 and Timer 4 in active or suspend/snooze power modes.
- Timer 4 is a low-power wake source, and can be chained together with Timer 3
- 16-bit auto-reload timer mode
- Dual 8-bit auto-reload timer mode
- External pin capture
- LFOSC0 capture
- Comparator 0 capture

## Watchdog Timer (WDT0)

The device includes a programmable watchdog timer (WDT) running off the low-frequency oscillator. A WDT overflow forces the MCU into the reset state. To prevent the reset, the WDT must be restarted by application software before overflow. If the system experiences a software or hardware malfunction preventing the software from restarting the WDT, the WDT overflows and causes a reset. Following a reset, the WDT is automatically enabled and running with the default maximum time interval. If needed, the WDT can be disabled by system software or locked on to prevent accidental disabling. Once locked, the WDT cannot be disabled until the next system reset. The state of the RST pin is unaffected by this reset.

The Watchdog Timer has the following features:

- Programmable timeout interval
- Runs from the low-frequency oscillator
- Lock-out feature to prevent any modification until a system reset

## 3.6 Communications and Other Digital Peripherals

### Universal Asynchronous Receiver/Transmitter (UART0)

UART0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates. Received data buffering allows UART0 to start reception of a second incoming data byte before software has finished reading the previous data byte.

The UART module provides the following features:

- Asynchronous transmissions and receptions.
- Baud rates up to SYSCLK/2 (transmit) or SYSCLK/8 (receive).
- 8- or 9-bit data.
- Automatic start and stop generation.
- Single-byte FIFO on transmit and receive.

## Low Current Comparators (CMP0, CMP1)

Analog comparators are used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. External input connections to device I/O pins and internal connections are available through separate multiplexers on the positive and negative inputs. Hysteresis, response time, and current consumption may be programmed to suit the specific needs of the application.

The comparator includes the following features:

- Up to 10 (CMP0) or 12 (CMP1) external positive inputs
- Up to 10 (CMP0) or 12 (CMP1) external negative inputs
- Additional input options:
  - Internal connection to LDO output
  - Direct connection to GND
  - Direct connection to VDD
  - Dedicated 6-bit reference DAC
- Synchronous and asynchronous outputs can be routed to pins via crossbar
- Programmable hysteresis between 0 and  $\pm 20$  mV
- Programmable response time
- Interrupts generated on rising, falling, or both edges
- PWM output kill feature

## 3.8 Reset Sources

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- The core halts program execution.
- Module registers are initialized to their defined reset values unless the bits reset only with a power-on reset.
- External port pins are forced to a known state.
- Interrupts and timers are disabled.

All registers are reset to the predefined values noted in the register descriptions unless the bits only reset with a power-on reset. The contents of RAM are unaffected during a reset; any previously stored data is preserved as long as power is not lost. The Port I/O latches are reset to 1 in open-drain mode. Weak pullups are enabled during and after the reset. For Supply Monitor and power-on resets, the RSTb pin is driven low until the device exits the reset state. On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to an internal oscillator. The Watchdog Timer is enabled, and program execution begins at location 0x0000.

Reset sources on the device include the following:

- Power-on reset
- External reset pin
- Comparator reset
- Software-triggered reset
- Supply monitor reset (monitors VDD supply)
- Watchdog timer reset
- Missing clock detector reset
- Flash error reset

## 3.9 Debugging

The EFM8BB2 devices include an on-chip Silicon Labs 2-Wire (C2) debug interface to allow flash programming and in-system debugging with the production part installed in the end application. The C2 interface uses a clock signal (C2CK) and a bi-directional C2 data signal (C2D) to transfer information between the device and a host system. See the C2 Interface Specification for details on the C2 protocol.

| Parameter                                                                               | Symbol       | Test Condition                                                                                                        | Min | Typ | Max  | Unit    |
|-----------------------------------------------------------------------------------------|--------------|-----------------------------------------------------------------------------------------------------------------------|-----|-----|------|---------|
| Stop Mode—Core halted and all clocks stopped, Internal LDO On, Supply monitor off.      | $I_{DD}$     |                                                                                                                       | —   | 120 | 1045 | $\mu A$ |
| Shutdown Mode—Core halted and all clocks stopped, Internal LDO Off, Supply monitor off. | $I_{DD}$     |                                                                                                                       | —   | 0.2 | 15   | $\mu A$ |
| <b>Analog Peripheral Supply Currents (-40 °C to +125 °C)</b>                            |              |                                                                                                                       |     |     |      |         |
| High-Frequency Oscillator 0                                                             | $I_{HFOSC0}$ | Operating at 24.5 MHz,<br>$T_A = 25\text{ °C}$                                                                        | —   | 105 | —    | $\mu A$ |
| High-Frequency Oscillator 1                                                             | $I_{HFOSC1}$ | Operating at 49 MHz,<br>$T_A = 25\text{ °C}$                                                                          | —   | 865 | 940  | $\mu A$ |
| Low-Frequency Oscillator                                                                | $I_{LFOSC}$  | Operating at 80 kHz,<br>$T_A = 25\text{ °C}$                                                                          | —   | 4   | —    | $\mu A$ |
| ADC0 Always-on <sup>4</sup>                                                             | $I_{ADC}$    | 800 ksps, 10-bit conversions or<br>200 ksps, 12-bit conversions<br>Normal bias settings<br>$V_{DD} = 3.0\text{ V}$    | —   | 820 | 1200 | $\mu A$ |
|                                                                                         |              | 250 ksps, 10-bit conversions or<br>62.5 ksps 12-bit conversions<br>Low power bias settings<br>$V_{DD} = 3.0\text{ V}$ | —   | 405 | 580  | $\mu A$ |
| ADC0 Burst Mode, 10-bit single conversions, external reference                          | $I_{ADC}$    | 200 ksps, $V_{DD} = 3.0\text{ V}$                                                                                     | —   | 370 | —    | $\mu A$ |
|                                                                                         |              | 100 ksps, $V_{DD} = 3.0\text{ V}$                                                                                     | —   | 185 | —    | $\mu A$ |
|                                                                                         |              | 10 ksps, $V_{DD} = 3.0\text{ V}$                                                                                      | —   | 20  | —    | $\mu A$ |
| ADC0 Burst Mode, 10-bit single conversions, internal reference, Low power bias settings | $I_{ADC}$    | 200 ksps, $V_{DD} = 3.0\text{ V}$                                                                                     | —   | 485 | —    | $\mu A$ |
|                                                                                         |              | 100 ksps, $V_{DD} = 3.0\text{ V}$                                                                                     | —   | 245 | —    | $\mu A$ |
|                                                                                         |              | 10 ksps, $V_{DD} = 3.0\text{ V}$                                                                                      | —   | 25  | —    | $\mu A$ |
| ADC0 Burst Mode, 12-bit single conversions, external reference                          | $I_{ADC}$    | 100 ksps, $V_{DD} = 3.0\text{ V}$                                                                                     | —   | 505 | —    | $\mu A$ |
|                                                                                         |              | 50 ksps, $V_{DD} = 3.0\text{ V}$                                                                                      | —   | 255 | —    | $\mu A$ |
|                                                                                         |              | 10 ksps, $V_{DD} = 3.0\text{ V}$                                                                                      | —   | 50  | —    | $\mu A$ |
| ADC0 Burst Mode, 12-bit single conversions, internal reference                          | $I_{ADC}$    | 100 ksps, $V_{DD} = 3.0\text{ V}$ ,<br>Normal bias                                                                    | —   | 950 | —    | $\mu A$ |
|                                                                                         |              | 50 ksps, $V_{DD} = 3.0\text{ V}$ ,<br>Low power bias                                                                  | —   | 415 | —    | $\mu A$ |
|                                                                                         |              | 10 ksps, $V_{DD} = 3.0\text{ V}$ ,<br>Low power bias                                                                  | —   | 80  | —    | $\mu A$ |
| Internal ADC0 Reference, Always-on <sup>5</sup>                                         | $I_{VREFFS}$ | Normal Power Mode                                                                                                     | —   | 680 | 790  | $\mu A$ |
|                                                                                         |              | Low Power Mode                                                                                                        | —   | 160 | 210  | $\mu A$ |

## 4.1.3 Reset and Supply Monitor

Table 4.3. Reset and Supply Monitor

| Parameter                                                         | Symbol            | Test Condition                                          | Min  | Typ   | Max  | Unit |
|-------------------------------------------------------------------|-------------------|---------------------------------------------------------|------|-------|------|------|
| VDD Supply Monitor Threshold                                      | V <sub>VDDM</sub> |                                                         | 1.95 | 2.05  | 2.15 | V    |
| Power-On Reset (POR) Threshold                                    | V <sub>POR</sub>  | Rising Voltage on VDD                                   | —    | 1.2   | —    | V    |
|                                                                   |                   | Falling Voltage on VDD                                  | 0.75 | —     | 1.36 | V    |
| VDD Ramp Time                                                     | t <sub>RMP</sub>  | Time to V <sub>DD</sub> > 2.2 V                         | 10   | —     | —    | μs   |
| Reset Delay from POR                                              | t <sub>POR</sub>  | Relative to V <sub>DD</sub> > V <sub>POR</sub>          | 3    | 10    | 31   | ms   |
| Reset Delay from non-POR source                                   | t <sub>RST</sub>  | Time between release of reset source and code execution | —    | 50    | —    | μs   |
| RST Low Time to Generate Reset                                    | t <sub>RSTL</sub> |                                                         | 15   | —     | —    | μs   |
| Missing Clock Detector Response Time (final rising edge to reset) | t <sub>MCD</sub>  | F <sub>SYSClk</sub> > 1 MHz                             | —    | 0.625 | 1.2  | ms   |
| Missing Clock Detector Trigger Frequency                          | F <sub>MCD</sub>  |                                                         | —    | 7.5   | 13.5 | kHz  |
| VDD Supply Monitor Turn-On Time                                   | t <sub>MON</sub>  |                                                         | —    | 2     | —    | μs   |

## 4.1.4 Flash Memory

Table 4.4. Flash Memory

| Parameter                                               | Symbol             | Test Condition                              | Min | Typ  | Max | Units  |
|---------------------------------------------------------|--------------------|---------------------------------------------|-----|------|-----|--------|
| Write Time <sup>1,2</sup>                               | t <sub>WRITE</sub> | One Byte,<br>F <sub>SYSClk</sub> = 24.5 MHz | 19  | 20   | 21  | μs     |
| Erase Time <sup>1,2</sup>                               | t <sub>ERASE</sub> | One Page,<br>F <sub>SYSClk</sub> = 24.5 MHz | 5.2 | 5.35 | 5.5 | ms     |
| V <sub>DD</sub> Voltage During Programming <sup>3</sup> | V <sub>PROG</sub>  |                                             | 2.2 | —    | 3.6 | V      |
| Endurance (Write/Erase Cycles)                          | N <sub>WE</sub>    |                                             | 20k | 100k | —   | Cycles |

**Note:**

- Does not include sequencing time before and after the write/erase operation, which may be multiple SYSClk cycles.
- The internal High-Frequency Oscillator 0 has a programmable output frequency, which is factory programmed to 24.5 MHz. If user firmware adjusts the oscillator speed, it must be between 22 and 25 MHz during any flash write or erase operation. It is recommended to write the HFO0CAL register back to its reset value when writing or erasing flash.
- Flash can be safely programmed at any voltage above the supply monitor threshold (V<sub>VDDM</sub>).
- Data Retention Information is published in the Quarterly Quality and Reliability Report.

## 4.1.5 Power Management Timing

**Table 4.5. Power Management Timing**

| Parameter                 | Symbol           | Test Condition                    | Min | Typ | Max | Units    |
|---------------------------|------------------|-----------------------------------|-----|-----|-----|----------|
| Idle Mode Wake-up Time    | $t_{IDLEWK}$     |                                   | 2   | —   | 3   | SYSCCLKs |
| Suspend Mode Wake-up Time | $t_{SUS-PENDWK}$ | SYSCCLK = HFOSC0<br>CLKDIV = 0x00 | —   | 170 | —   | ns       |
| Snooze Mode Wake-up Time  | $t_{SLEEPWK}$    | SYSCCLK = HFOSC0<br>CLKDIV = 0x00 | —   | 12  | —   | $\mu$ s  |

## 4.1.6 Internal Oscillators

**Table 4.6. Internal Oscillators**

| Parameter                                     | Symbol         | Test Condition                     | Min   | Typ  | Max   | Unit                    |
|-----------------------------------------------|----------------|------------------------------------|-------|------|-------|-------------------------|
| <b>High Frequency Oscillator 0 (24.5 MHz)</b> |                |                                    |       |      |       |                         |
| Oscillator Frequency                          | $f_{HFOSC0}$   | Full Temperature and Supply Range  | 24    | 24.5 | 25    | MHz                     |
| Power Supply Sensitivity                      | $PSS_{HFOSC0}$ | $T_A = 25\text{ }^{\circ}\text{C}$ | —     | 0.5  | —     | %/V                     |
| Temperature Sensitivity                       | $TS_{HFOSC0}$  | $V_{DD} = 3.0\text{ V}$            | —     | 40   | —     | ppm/ $^{\circ}\text{C}$ |
| <b>High Frequency Oscillator 1 (49 MHz)</b>   |                |                                    |       |      |       |                         |
| Oscillator Frequency                          | $f_{HFOSC1}$   | Full Temperature and Supply Range  | 48.25 | 49   | 49.75 | MHz                     |
| Power Supply Sensitivity                      | $PSS_{HFOSC1}$ | $T_A = 25\text{ }^{\circ}\text{C}$ | —     | 0.02 | —     | %/V                     |
| Temperature Sensitivity                       | $TS_{HFOSC1}$  | $V_{DD} = 3.0\text{ V}$            | —     | 45   | —     | ppm/ $^{\circ}\text{C}$ |
| <b>Low Frequency Oscillator (80 kHz)</b>      |                |                                    |       |      |       |                         |
| Oscillator Frequency                          | $f_{LFOSC}$    | Full Temperature and Supply Range  | 75    | 80   | 85    | kHz                     |
| Power Supply Sensitivity                      | $PSS_{LFOSC}$  | $T_A = 25\text{ }^{\circ}\text{C}$ | —     | 0.05 | —     | %/V                     |
| Temperature Sensitivity                       | $TS_{LFOSC}$   | $V_{DD} = 3.0\text{ V}$            | —     | 65   | —     | ppm/ $^{\circ}\text{C}$ |

## 4.1.8 ADC

Table 4.8. ADC

| Parameter                                        | Symbol              | Test Condition                                                           | Min | Typ   | Max                | Unit   |
|--------------------------------------------------|---------------------|--------------------------------------------------------------------------|-----|-------|--------------------|--------|
| Resolution                                       | N <sub>bits</sub>   | 12 Bit Mode                                                              | 12  |       |                    | Bits   |
|                                                  |                     | 10 Bit Mode                                                              | 10  |       |                    | Bits   |
| Throughput Rate<br>(High Speed Mode)             | f <sub>S</sub>      | 12 Bit Mode                                                              | —   | —     | 200                | ksps   |
|                                                  |                     | 10 Bit Mode                                                              | —   | —     | 800                | ksps   |
| Throughput Rate<br>(Low Power Mode)              | f <sub>S</sub>      | 12 Bit Mode                                                              | —   | —     | 62.5               | ksps   |
|                                                  |                     | 10 Bit Mode                                                              | —   | —     | 250                | ksps   |
| Tracking Time                                    | t <sub>TRK</sub>    | High Speed Mode                                                          | 230 | —     | —                  | ns     |
|                                                  |                     | Low Power Mode                                                           | 450 | —     | —                  | ns     |
| Power-On Time                                    | t <sub>PWR</sub>    |                                                                          | 1.2 | —     | —                  | μs     |
| SAR Clock Frequency                              | f <sub>SAR</sub>    | High Speed Mode,<br>Reference is 2.4 V internal                          | —   | —     | 6.25               | MHz    |
|                                                  |                     | High Speed Mode,<br>Reference is not 2.4 V internal                      | —   | —     | 12.5               | MHz    |
|                                                  |                     | Low Power Mode                                                           | —   | —     | 4                  | MHz    |
| Conversion Time                                  | t <sub>CNV</sub>    | 10-Bit Conversion,<br>SAR Clock = 12.25 MHz,<br>System Clock = 24.5 MHz. | 1.1 |       |                    | μs     |
| Sample/Hold Capacitor                            | C <sub>SAR</sub>    | Gain = 1                                                                 | —   | 5     | —                  | pF     |
|                                                  |                     | Gain = 0.5                                                               | —   | 2.5   | —                  | pF     |
| Input Pin Capacitance                            | C <sub>IN</sub>     |                                                                          | —   | 20    | —                  | pF     |
| Input Mux Impedance                              | R <sub>MUX</sub>    |                                                                          | —   | 550   | —                  | Ω      |
| Voltage Reference Range                          | V <sub>REF</sub>    |                                                                          | 1   | —     | V <sub>DD</sub>    | V      |
| Input Voltage Range <sup>1</sup>                 | V <sub>IN</sub>     | Gain = 1                                                                 | 0   | —     | V <sub>REF</sub>   | V      |
|                                                  |                     | Gain = 0.5                                                               | 0   | —     | 2xV <sub>REF</sub> | V      |
| Power Supply Rejection Ratio                     | PSRR <sub>ADC</sub> |                                                                          | —   | 70    | —                  | dB     |
| <b>DC Performance</b>                            |                     |                                                                          |     |       |                    |        |
| Integral Nonlinearity                            | INL                 | 12 Bit Mode                                                              | —   | ±1    | ±2.3               | LSB    |
|                                                  |                     | 10 Bit Mode                                                              | —   | ±0.2  | ±0.6               | LSB    |
| Differential Nonlinearity (Guaranteed Monotonic) | DNL                 | 12 Bit Mode                                                              | -1  | ±0.7  | 1.9                | LSB    |
|                                                  |                     | 10 Bit Mode                                                              | —   | ±0.2  | ±0.6               | LSB    |
| Offset Error                                     | E <sub>OFF</sub>    | 12 Bit Mode, V <sub>REF</sub> = 1.65 V                                   | -3  | 0     | 3                  | LSB    |
|                                                  |                     | 10 Bit Mode, V <sub>REF</sub> = 1.65 V                                   | -2  | 0     | 2                  | LSB    |
| Offset Temperature Coefficient                   | TC <sub>OFF</sub>   |                                                                          | —   | 0.004 | —                  | LSB/°C |

| Parameter                                                                                        | Symbol         | Test Condition | Min | Typ   | Max   | Unit |
|--------------------------------------------------------------------------------------------------|----------------|----------------|-----|-------|-------|------|
| Slope Error                                                                                      | E <sub>M</sub> | 12 Bit Mode    | —   | ±0.02 | ±0.1  | %    |
|                                                                                                  |                | 10 Bit Mode    | —   | ±0.06 | ±0.24 | %    |
| Dynamic Performance 10 kHz Sine Wave Input 1 dB below full scale, Max throughput, using AGND pin |                |                |     |       |       |      |
| Signal-to-Noise                                                                                  | SNR            | 12 Bit Mode    | 61  | 66    | —     | dB   |
|                                                                                                  |                | 10 Bit Mode    | 53  | 60    | —     | dB   |
| Signal-to-Noise Plus Distortion                                                                  | SNDR           | 12 Bit Mode    | 61  | 66    | —     | dB   |
|                                                                                                  |                | 10 Bit Mode    | 53  | 60    | —     | dB   |
| Total Harmonic Distortion (Up to 5th Harmonic)                                                   | THD            | 12 Bit Mode    | —   | 71    | —     | dB   |
|                                                                                                  |                | 10 Bit Mode    | —   | 70    | —     | dB   |
| Spurious-Free Dynamic Range                                                                      | SFDR           | 12 Bit Mode    | —   | -79   | —     | dB   |
|                                                                                                  |                | 10 Bit Mode    | —   | -70   | —     | dB   |
| <b>Note:</b><br>1. Absolute input pin voltage is limited by the V <sub>DD</sub> supply.          |                |                |     |       |       |      |

#### 4.1.9 Voltage Reference

**Table 4.9. Voltage Reference**

| Parameter                                             | Symbol         | Test Condition                            | Min  | Typ  | Max  | Unit   |
|-------------------------------------------------------|----------------|-------------------------------------------|------|------|------|--------|
| <b>Internal Fast Settling Reference</b>               |                |                                           |      |      |      |        |
| Output Voltage<br>(Full Temperature and Supply Range) | $V_{REFFS}$    | 1.65 V Setting                            | 1.62 | 1.65 | 1.68 | V      |
|                                                       |                | 2.4 V Setting, $V_{DD} > 2.6$ V           | 2.35 | 2.4  | 2.45 | V      |
| Temperature Coefficient                               | $TC_{REFFS}$   |                                           | —    | 50   | —    | ppm/°C |
| Turn-on Time                                          | $t_{REFFS}$    |                                           | —    | —    | 1.5  | μs     |
| Power Supply Rejection                                | $PSRR_{REFFS}$ |                                           | —    | 400  | —    | ppm/V  |
| <b>External Reference</b>                             |                |                                           |      |      |      |        |
| Input Current                                         | $I_{EXTREF}$   | Sample Rate = 800 ksps; $V_{REF} = 3.0$ V | —    | 8    | —    | μA     |

#### 4.1.10 Temperature Sensor

**Table 4.10. Temperature Sensor**

| Parameter                 | Symbol    | Test Condition                    | Min | Typ  | Max | Unit                   |
|---------------------------|-----------|-----------------------------------|-----|------|-----|------------------------|
| Offset                    | $V_{OFF}$ | $T_A = 0\text{ }^{\circ}\text{C}$ | —   | 757  | —   | mV                     |
| Offset Error <sup>1</sup> | $E_{OFF}$ | $T_A = 0\text{ }^{\circ}\text{C}$ | —   | 17   | —   | mV                     |
| Slope                     | M         |                                   | —   | 2.85 | —   | mV/ $^{\circ}\text{C}$ |
| Slope Error <sup>1</sup>  | $E_M$     |                                   | —   | 70   | —   | $\mu\text{V}/^{\circ}$ |
| Linearity                 |           |                                   | —   | 0.5  | —   | $^{\circ}\text{C}$     |
| Turn-on Time              |           |                                   | —   | 1.8  | —   | $\mu\text{s}$          |

**Note:**

1. Represents one standard deviation from the mean.

#### 4.1.11 1.8 V Internal LDO Voltage Regulator

**Table 4.11. 1.8V Internal LDO Voltage Regulator**

| Parameter      | Symbol          | Test Condition | Min  | Typ  | Max  | Unit |
|----------------|-----------------|----------------|------|------|------|------|
| Output Voltage | $V_{OUT\_1.8V}$ |                | 1.78 | 1.85 | 1.92 | V    |

#### 4.1.12 5 V Voltage Regulator

**Table 4.12. 5V Voltage Regulator**

| Parameter                          | Symbol        | Test Condition                                                                     | Min | Typ                       | Max  | Unit |
|------------------------------------|---------------|------------------------------------------------------------------------------------|-----|---------------------------|------|------|
| Input Voltage Range <sup>1</sup>   | $V_{REGIN}$   |                                                                                    | 3.0 | —                         | 5.25 | V    |
| Output Voltage on VDD <sup>2</sup> | $V_{REGOUT}$  | Output Current = 1 to 100 mA<br>Regulation range ( $V_{REGIN} \geq 4.1\text{ V}$ ) | 3.1 | 3.3                       | 3.6  | V    |
|                                    |               | Output Current = 1 to 100 mA<br>Dropout range ( $V_{REGIN} < 4.1\text{ V}$ )       | —   | $V_{REGIN} - V_{DROPOUT}$ | —    | V    |
| Output Current <sup>2</sup>        | $I_{REGOUT}$  |                                                                                    | —   | —                         | 100  | mA   |
| Dropout Voltage                    | $V_{DROPOUT}$ | Output Current = 100 mA                                                            | —   | —                         | 0.8  | V    |

**Note:**

1. Input range to meet the Output Voltage on VDD specification. If the 5V voltage regulator is not used,  $V_{REGIN}$  should be tied to VDD.
2. Output current is total regulator output, including any current required by the device.

#### 4.1.14 Port I/O

Table 4.14. Port I/O

| Parameter                                                        | Symbol          | Test Condition                                              | Min                   | Typ | Max                   | Unit |
|------------------------------------------------------------------|-----------------|-------------------------------------------------------------|-----------------------|-----|-----------------------|------|
| Output High Voltage (High Drive) <sup>1</sup>                    | V <sub>OH</sub> | I <sub>OH</sub> = -7 mA, V <sub>DD</sub> ≥ 3.0 V            | V <sub>DD</sub> - 0.7 | —   | —                     | V    |
|                                                                  |                 | I <sub>OH</sub> = -3.3 mA, 2.2 V ≤ V <sub>DD</sub> < 3.0 V  | V <sub>DD</sub> × 0.8 | —   | —                     | V    |
| Output Low Voltage (High Drive) <sup>1</sup>                     | V <sub>OL</sub> | I <sub>OL</sub> = 13.5 mA, V <sub>DD</sub> ≥ 3.0 V          | —                     | —   | 0.6                   | V    |
|                                                                  |                 | I <sub>OL</sub> = 7 mA, 2.2 V ≤ V <sub>DD</sub> < 3.0 V     | —                     | —   | V <sub>DD</sub> × 0.2 | V    |
| Output High Voltage (Low Drive) <sup>1</sup>                     | V <sub>OH</sub> | I <sub>OH</sub> = -4.75 mA, V <sub>DD</sub> ≥ 3.0 V         | V <sub>DD</sub> - 0.7 | —   | —                     | V    |
|                                                                  |                 | I <sub>OH</sub> = -2.25 mA, 2.2 V ≤ V <sub>DD</sub> < 3.0 V | V <sub>DD</sub> × 0.8 | —   | —                     | V    |
| Output Low Voltage (Low Drive) <sup>1</sup>                      | V <sub>OL</sub> | I <sub>OL</sub> = 6.5 mA, V <sub>DD</sub> ≥ 3.0 V           | —                     | —   | 0.6                   | V    |
|                                                                  |                 | I <sub>OL</sub> = 3.5 mA, 2.2 V ≤ V <sub>DD</sub> < 3.0 V   | —                     | —   | V <sub>DD</sub> × 0.2 | V    |
| Input High Voltage                                               | V <sub>IH</sub> |                                                             | V <sub>DD</sub> - 0.6 | —   | —                     | V    |
| Input Low Voltage                                                | V <sub>IL</sub> |                                                             | —                     | —   | 0.6                   | V    |
| Pin Capacitance                                                  | C <sub>IO</sub> |                                                             | —                     | 7   | —                     | pF   |
| Weak Pull-Up Current<br>(V <sub>IN</sub> = 0 V)                  | I <sub>PU</sub> | V <sub>DD</sub> = 3.6                                       | -30                   | -20 | -10                   | μA   |
| Input Leakage (Pullups off or Analog)                            | I <sub>LK</sub> | GND < V <sub>IN</sub> < V <sub>DD</sub>                     | -1.1                  | —   | 1.1                   | μA   |
| Input Leakage Current with V <sub>IN</sub> above V <sub>DD</sub> | I <sub>LK</sub> | V <sub>DD</sub> < V <sub>IN</sub> < V <sub>DD</sub> +2.0 V  | 0                     | 5   | 150                   | μA   |

**Note:**

1. See [Figure 4.6 Typical V<sub>OH</sub> Curves on page 28](#) and [Figure 4.7 Typical V<sub>OL</sub> Curves on page 28](#) for more information.

#### 4.2 Thermal Conditions

Table 4.15. Thermal Conditions

| Parameter                                | Symbol          | Test Condition   | Min | Typ   | Max | Unit |
|------------------------------------------|-----------------|------------------|-----|-------|-----|------|
| Thermal Resistance (Junction to Ambient) | θ <sub>JA</sub> | QFN-20 Packages  | —   | 60    | —   | °C/W |
|                                          |                 | QFN-28 Packages  | —   | 26    | —   | °C/W |
|                                          |                 | QSOP-24 Packages | —   | 65    | —   | °C/W |
| Thermal Resistance (Junction to Case)    | θ <sub>JC</sub> | QFN-20 Packages  | —   | 28.86 | —   | °C/W |

**Note:**

1. Thermal resistance assumes a multi-layer PCB with any exposed pad soldered to a PCB pad.

**Table 6.1. Pin Definitions for EFM8BB2x-QFN28**

| Pin Number | Pin Name      | Description                                 | Crossbar Capability | Additional Digital Functions | Analog Functions                     |
|------------|---------------|---------------------------------------------|---------------------|------------------------------|--------------------------------------|
| 1          | P0.1          | Multifunction I/O                           | Yes                 | P0MAT.1<br>INT0.1<br>INT1.1  | ADC0.1<br>CMP0P.1<br>CMP0N.1<br>AGND |
| 2          | P0.0          | Multifunction I/O                           | Yes                 | P0MAT.0<br>INT0.0<br>INT1.0  | ADC0.0<br>CMP0P.0<br>CMP0N.0<br>VREF |
| 3          | GND           | Ground                                      |                     |                              |                                      |
| 4          | N/C           | No Connection                               |                     |                              |                                      |
| 5          | N/C           | No Connection                               |                     |                              |                                      |
| 6          | VDD           | Supply Power Input /<br>5V Regulator Output |                     |                              |                                      |
| 7          | VREGIN        | 5V Regulator Input                          |                     |                              |                                      |
| 8          | P3.1          | Multifunction I/O                           |                     |                              |                                      |
| 9          | RST /<br>C2CK | Active-low Reset /<br>C2 Debug Clock        |                     |                              |                                      |
| 10         | P3.0 /<br>C2D | Multifunction I/O /<br>C2 Debug Data        |                     |                              |                                      |
| 11         | P2.3          | Multifunction I/O                           | Yes                 | P2MAT.3                      | ADC0.23<br>CP1P.12<br>CP1N.12        |
| 12         | P2.2          | Multifunction I/O                           | Yes                 | P2MAT.2                      | ADC0.22<br>CP1P.11<br>CP1N.11        |
| 13         | P2.1          | Multifunction I/O                           | Yes                 | P2MAT.1                      | ADC0.21<br>CP1P.10<br>CP1N.10        |
| 14         | P2.0          | Multifunction I/O                           | Yes                 | P2MAT.0                      | ADC0.20<br>CP1P.9<br>CP1N.9          |
| 15         | P1.7          | Multifunction I/O                           | Yes                 | P1MAT.7                      | ADC0.15<br>CP1P.7<br>CP1N.7          |

| Pin Number | Pin Name | Description       | Crossbar Capability | Additional Digital Functions            | Analog Functions                                     |
|------------|----------|-------------------|---------------------|-----------------------------------------|------------------------------------------------------|
| 16         | P1.4     | Multifunction I/O | Yes                 | P1MAT.4                                 | ADC0.12<br>CMP1P.4<br>CMP1N.4                        |
| 17         | P1.3     | Multifunction I/O | Yes                 | P1MAT.3                                 | ADC0.11<br>CMP1P.3<br>CMP1N.3                        |
| 18         | P1.2     | Multifunction I/O | Yes                 | P1MAT.2                                 | ADC0.10<br>CMP1P.2<br>CMP1N.2                        |
| 19         | P1.1     | Multifunction I/O | Yes                 | P1MAT.1                                 | ADC0.9<br>CMP1P.1<br>CMP1N.1<br>CMP0P.10<br>CMP0N.10 |
| 20         | P1.0     | Multifunction I/O | Yes                 | P1MAT.0                                 | ADC0.8<br>CMP1P.0<br>CMP1N.0<br>CMP0P.9<br>CMP0N.9   |
| 21         | P0.7     | Multifunction I/O | Yes                 | P0MAT.7<br>INT0.7<br>INT1.7             | ADC0.7<br>CMP0P.7<br>CMP0N.7                         |
| 22         | P0.6     | Multifunction I/O | Yes                 | P0MAT.6<br>CNVSTR<br>INT0.6<br>INT1.6   | ADC0.6<br>CMP0P.6<br>CMP0N.6                         |
| 23         | P0.5     | Multifunction I/O | Yes                 | P0MAT.5<br>INT0.5<br>INT1.5<br>UART0_RX | ADC0.5<br>CMP0P.5<br>CMP0N.5                         |
| 24         | P0.4     | Multifunction I/O | Yes                 | P0MAT.4<br>INT0.4<br>INT1.4<br>UART0_TX | ADC0.4<br>CMP0P.4<br>CMP0N.4                         |

| Pin Number | Pin Name       | Description                          | Crossbar Capability | Additional Digital Functions | Analog Functions                                     |
|------------|----------------|--------------------------------------|---------------------|------------------------------|------------------------------------------------------|
| 3          | GND            | Ground                               |                     |                              |                                                      |
| 4          | VDD            | Supply Power Input                   |                     |                              |                                                      |
| 5          | RSTb /<br>C2CK | Active-low Reset /<br>C2 Debug Clock |                     |                              |                                                      |
| 6          | P2.0 /<br>C2D  | Multifunction I/O /<br>C2 Debug Data | Yes                 |                              |                                                      |
| 7          | P1.6           | Multifunction I/O                    | Yes                 | P1MAT.6                      | ADC0.14<br>CMP1P.6<br>CMP1N.6                        |
| 8          | P1.5           | Multifunction I/O                    | Yes                 | P1MAT.5                      | ADC0.13<br>CMP1P.5<br>CMP1N.5                        |
| 9          | P1.4           | Multifunction I/O                    | Yes                 | P1MAT.4                      | ADC0.12<br>CMP1P.4<br>CMP1N.4                        |
| 10         | P1.3           | Multifunction I/O                    | Yes                 | P1MAT.3<br>I2C0_SCL          | ADC0.11<br>CMP1P.3<br>CMP1N.3                        |
| 11         | P1.2           | Multifunction I/O                    | Yes                 | P1MAT.2<br>I2C0_SDA          | ADC0.10<br>CMP1P.2<br>CMP1N.2                        |
| 12         | GND            | Ground                               |                     |                              |                                                      |
| 13         | P1.1           | Multifunction I/O                    | Yes                 | P1MAT.1                      | ADC0.9<br>CMP1P.1<br>CMP1N.1<br>CMP0P.10<br>CMP0N.10 |
| 14         | P1.0           | Multifunction I/O                    | Yes                 | P1MAT.0                      | ADC0.8<br>CMP1P.0<br>CMP1N.0<br>CMP0P.9<br>CMP0N.9   |
| 15         | P0.7           | Multifunction I/O                    | Yes                 | P0MAT.7<br>INT0.7<br>INT1.7  | ADC0.7<br>CMP0P.7<br>CMP0N.7                         |

## 7. QFN28 Package Specifications

### 7.1 QFN28 Package Dimensions




Figure 7.1. QFN28 Package Drawing

Table 7.1. QFN28 Package Dimensions

| Dimension | Min      | Typ  | Max  |
|-----------|----------|------|------|
| A         | 0.70     | 0.75 | 0.80 |
| A1        | 0.00     | —    | 0.05 |
| A3        | 0.20 REF |      |      |
| b         | 0.20     | 0.25 | 0.30 |
| D         | 5.00 BSC |      |      |
| D2        | 3.15     | 3.25 | 3.35 |
| e         | 0.50 BSC |      |      |
| E         | 5.00 BSC |      |      |
| E2        | 3.15     | 3.25 | 3.35 |
| L         | 0.45     | 0.55 | 0.65 |
| aaa       | 0.10     |      |      |
| bbb       | 0.10     |      |      |
| ddd       | 0.05     |      |      |

| Dimension | Min | Typ  | Max |
|-----------|-----|------|-----|
| aaa       |     | 0.20 |     |
| bbb       |     | 0.18 |     |
| ccc       |     | 0.10 |     |
| ddd       |     | 0.10 |     |

**Note:**

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to JEDEC outline MO-137, variation AE.
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

## 9. QFN20 Package Specifications

### 9.1 QFN20 Package Dimensions




Figure 9.1. QFN20 Package Drawing

Table 9.1. QFN20 Package Dimensions

| Dimension | Min      | Typ  | Max  |
|-----------|----------|------|------|
| A         | 0.70     | 0.75 | 0.80 |
| A1        | 0.00     | 0.02 | 0.05 |
| A3        | 0.20 REF |      |      |
| b         | 0.18     | 0.25 | 0.30 |
| c         | 0.25     | 0.30 | 0.35 |
| D         | 3.00 BSC |      |      |
| D2        | 1.6      | 1.70 | 1.80 |
| e         | 0.50 BSC |      |      |

## 9.2 QFN20 PCB Land Pattern




Figure 9.2. QFN20 PCB Land Pattern Drawing

Table 9.2. QFN20 PCB Land Pattern Dimensions

| Dimension | Min  | Max  |
|-----------|------|------|
| C1        | 3.10 |      |
| C2        | 3.10 |      |
| C3        | 2.50 |      |
| C4        | 2.50 |      |
| E         | 0.50 |      |
| X1        | 0.30 |      |
| X2        | 0.25 | 0.35 |
| X3        | 1.80 |      |
| Y1        | 0.90 |      |
| Y2        | 0.25 | 0.35 |
| Y3        | 1.80 |      |

| Dimension                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | Min | Max |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|-----|
| <b>Note:</b> <ol style="list-style-type: none"> <li>1. All dimensions shown are in millimeters (mm) unless otherwise noted.</li> <li>2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.</li> <li>3. This Land Pattern Design is based on the IPC-7351 guidelines.</li> <li>4. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.</li> <li>5. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.</li> <li>6. The stencil thickness should be 0.125 mm (5 mils).</li> <li>7. The ratio of stencil aperture to land pad size should be 1:1 for the perimeter pads.</li> <li>8. A 2 x 2 array of 0.75 mm openings on a 0.95 mm pitch should be used for the center pad to assure proper paste volume.</li> <li>9. A No-Clean, Type-3 solder paste is recommended.</li> <li>10. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.</li> </ol> |     |     |

### 9.3 QFN20 Package Marking




Figure 9.3. QFN20 Package Marking

The package marking consists of:

- P P P P P P P P – The part number designation.
- T T T T T T – A trace or manufacturing code.
- Y Y – The last 2 digits of the assembly year.
- W W – The 2-digit workweek when the device was assembled.
- # – The device revision (A, B, etc.).

## 10. Revision History

### 10.1 Revision 1.31

November 7, 2016

Updated typical and maximum specifications in [4.1.2 Power Consumption](#).

Added [4.1.11 1.8 V Internal LDO Voltage Regulator](#).

### 10.2 Revision 1.3

August 11, 2016

Added A-grade parts.

Added Thermal Resistance (Junction to Case) for QFN20 packages to [4.2 Thermal Conditions](#).

Added a note to [Table 4.2 Power Consumption on page 13](#) providing more information about the Comparator Reference specification.

Added a note linking to the Typical VOH and VOL Performance graphs in [4.1.14 Port I/O](#).

Specified the sizes of the SMBus and I2CSLAVE transmit and receive FIFOs.

Added a note to [3.1 Introduction](#) referencing the Reference Manual.

### 10.3 Revision 1.2

February 10, 2016

Updated [Figure 5.3 Debug Connection Diagram on page 30](#) to move the pull-up resistor on C2D / RSTb to after the series resistor instead of before.

Added a reference to *AN945: EFM8 Factory Bootloader User Guide* in [3.10 Bootloader](#).

Added I-grade parts.

Adjusted and added maximum specifications in [4.1.2 Power Consumption](#) for G-grade devices and added a note on which high frequency oscillator is used for the specification.

Adjusted the Total Current Sunk into Supply Pin and Total Current Sourced out of Ground Pin specifications in [4.3 Absolute Maximum Ratings](#).

### 10.4 Revision 1.1

December 16, 2015

Updated [3.2 Power](#) to properly reflect that a comparator falling edge wakes the device from Suspend and Snooze.

Added Note 2 to [Table 4.1 Recommended Operating Conditions on page 12](#).

Added [5.2 Debug](#).

### 10.5 Revision 1.0

Updated any TBD numbers in and adjusted various specifications.

Updated VOH and VOL graphs in [Figure 4.6 Typical VOH Curves on page 28](#) and [Figure 4.7 Typical VOL Curves on page 28](#) and updated the VOH and VOL specifications in [Table 4.14 Port I/O on page 23](#).

Added more information to [3.10 Bootloader](#).

Updated part numbers to Revision C.

---

# Table of Contents

|                                                  |           |
|--------------------------------------------------|-----------|
| <b>1. Feature List</b>                           | <b>1</b>  |
| <b>2. Ordering Information</b>                   | <b>2</b>  |
| <b>3. System Overview</b>                        | <b>4</b>  |
| 3.1 Introduction                                 | 4         |
| 3.2 Power                                        | 5         |
| 3.3 I/O                                          | 5         |
| 3.4 Clocking                                     | 6         |
| 3.5 Counters/Timers and PWM                      | 6         |
| 3.6 Communications and Other Digital Peripherals | 7         |
| 3.7 Analog                                       | 9         |
| 3.8 Reset Sources                                | 10        |
| 3.9 Debugging                                    | 10        |
| 3.10 Bootloader                                  | 11        |
| <b>4. Electrical Characteristics</b>             | <b>12</b> |
| 4.1 Electrical Characteristics                   | 12        |
| 4.1.1 Recommended Operating Conditions           | 12        |
| 4.1.2 Power Consumption                          | 13        |
| 4.1.3 Reset and Supply Monitor                   | 16        |
| 4.1.4 Flash Memory                               | 16        |
| 4.1.5 Power Management Timing                    | 17        |
| 4.1.6 Internal Oscillators                       | 17        |
| 4.1.7 External Clock Input                       | 18        |
| 4.1.8 ADC                                        | 19        |
| 4.1.9 Voltage Reference                          | 20        |
| 4.1.10 Temperature Sensor                        | 21        |
| 4.1.11 1.8 V Internal LDO Voltage Regulator      | 21        |
| 4.1.12 5 V Voltage Regulator                     | 21        |
| 4.1.13 Comparators                               | 22        |
| 4.1.14 Port I/O                                  | 23        |
| 4.2 Thermal Conditions                           | 23        |
| 4.3 Absolute Maximum Ratings                     | 24        |
| 4.4 Typical Performance Curves                   | 25        |
| <b>5. Typical Connection Diagrams</b>            | <b>29</b> |
| 5.1 Power                                        | 29        |
| 5.2 Debug                                        | 30        |
| 5.3 Other Connections                            | 30        |
| <b>6. Pin Definitions</b>                        | <b>31</b> |
| 6.1 EFM8BB2x-QFN28 Pin Definitions               | 31        |