E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|--|
| Core Processor | CIP-51 8051 |
| Core Size | 8-Bit |
| Speed | 50MHz |
| Connectivity | I ² C, SMBus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 21 |
| Program Memory Size | 16KB (16K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 2.25K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.2V ~ 3.6V |
| Data Converters | A/D 20x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 24-SSOP (0.154", 3.90mm Width) |
| Supplier Device Package | 24-QSOP |
| Purchase URL | https://www.e-xfl.com/product-detail/silicon-labs/efm8bb21f16i-c-qsop24r |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2. Ordering Information



Figure 2.1. EFM8BB2 Part Numbering

All EFM8B2 family members have the following features:

- CIP-51 Core running up to 50 MHz
- Three Internal Oscillators (49 MHz, 24.5 MHz and 80 kHz)
- SMBus
- I2C Slave
- SPI
- 2 UARTs
- · 3-Channel Programmable Counter Array (PWM, Clock Generation, Capture/Compare)
- 5 16-bit Timers
- 2 Analog Comparators
- · 12-bit Analog-to-Digital Converter with integrated multiplexer, voltage reference, and temperature sensor
- 16-bit CRC Unit
- AEC-Q100 qualified
- · Pre-loaded UART bootloader

In addition to these features, each part number in the EFM8BB2 family has a set of features that vary across the product line. The product selection guide shows the features available on each family member.

Table 2.1. Product Selection Guide

| Ordering Part Number | Flash Memory (KB) | RAM (Bytes) | Digital Port I/Os (Total) | ADC0 Channels | Comparator 0 Inputs | Comparator 1 Inputs | Pb-free (RoHS Compliant) | 5-to-3.3 V Regulator | Temperature Range | Package |
|-----------------------|-------------------|-------------|---------------------------|---------------|---------------------|---------------------|--------------------------|----------------------|-------------------|---------|
| EFM8BB22F16G-C-QFN28 | 16 | 2304 | 22 | 20 | 10 | 12 | Yes | Yes | -40 to +85 °C | QFN28 |
| EFM8BB21F16G-C-QSOP24 | 16 | 2304 | 21 | 20 | 10 | 12 | Yes | _ | -40 to +85 °C | QSOP24 |
| EFM8BB21F16G-C-QFN20 | 16 | 2304 | 16 | 15 | 10 | 7 | Yes | | -40 to +85 °C | QFN20 |
| EFM8BB22F16I-C-QFN28 | 16 | 2304 | 22 | 20 | 10 | 12 | Yes | Yes | -40 to +125 °C | QFN28 |
| EFM8BB21F16I-C-QSOP24 | 16 | 2304 | 21 | 20 | 10 | 12 | Yes | _ | -40 to +125 °C | QSOP24 |

3.4 Clocking

The CPU core and peripheral subsystem may be clocked by both internal and external oscillator resources. By default, the system clock comes up running from the 24.5 MHz oscillator divided by 8.

The clock control system offers the following features:

- · Provides clock to core and peripherals.
- 24.5 MHz internal oscillator (HFOSC0), accurate to ±2% over supply and temperature corners.
- 49 MHz internal oscillator (HFOSC1), accurate to ±1.5% over supply and temperature corners.
- 80 kHz low-frequency oscillator (LFOSC0).
- External CMOS clock input (EXTCLK).
- · Clock divider with eight settings for flexible clock scaling:
 - Divide the selected clock source by 1, 2, 4, 8, 16, 32, 64, or 128.
 - HFOSC0 and HFOSC1 include 1.5x pre-scalers for further flexibility.

3.5 Counters/Timers and PWM

Programmable Counter Array (PCA0)

The programmable counter array (PCA) provides multiple channels of enhanced timer and PWM functionality while requiring less CPU intervention than standard counter/timers. The PCA consists of a dedicated 16-bit counter/timer and one 16-bit capture/compare module for each channel. The counter/timer is driven by a programmable timebase that has flexible external and internal clocking options. Each capture/compare module may be configured to operate independently in one of five modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, or Pulse-Width Modulated (PWM) Output. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the crossbar to port I/O when enabled.

- 16-bit time base
- Programmable clock divisor and clock source selection
- · Up to three independently-configurable channels
- 8, 9, 10, 11 and 16-bit PWM modes (center or edge-aligned operation)
- Output polarity control
- Frequency output mode
- · Capture on rising, falling or any edge
- · Compare function for arbitrary waveform generation
- · Software timer (internal compare) mode
- · Can accept hardware "kill" signal from comparator 0

Universal Asynchronous Receiver/Transmitter (UART1)

UART1 is an asynchronous, full duplex serial port offering a variety of data formatting options. A dedicated baud rate generator with a 16-bit timer and selectable prescaler is included, which can generate a wide range of baud rates. A received data FIFO allows UART1 to receive multiple bytes before data is lost and an overflow occurs.

UART1 provides the following features:

- · Asynchronous transmissions and receptions.
- Dedicated baud rate generator supports baud rates up to SYSCLK/2 (transmit) or SYSCLK/8 (receive).
- 5, 6, 7, 8, or 9 bit data.
- Automatic start and stop generation.
- · Automatic parity generation and checking.
- · Four byte FIFO on transmit and receive.
- Auto-baud detection.
- LIN break and sync field detection.
- CTS / RTS hardware flow control.

Serial Peripheral Interface (SPI0)

The serial peripheral interface (SPI) module provides access to a flexible, full-duplex synchronous serial bus. The SPI can operate as a master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single SPI bus. The slave-select (NSS) signal can be configured as an input to select the SPI in slave mode, or to disable master mode operation in a multi-master environment, avoiding contention on the SPI bus when more than one master attempts simultaneous data transfers. NSS can also be configured as a firmware-controlled chip-select output in master mode, or disable to reduce the number of pins required. Additional general purpose port I/O pins can be used to select multiple slave devices in master mode.

- · Supports 3- or 4-wire master or slave modes.
- · Supports external clock frequencies up to 12 Mbps in master or slave mode.
- · Support for all clock phase and polarity modes.
- · 8-bit programmable clock rate (master).
- Programmable receive timeout (slave).
- Four byte FIFO on transmit and receive.
- · Can operate in suspend or snooze modes and wake the CPU on reception of a byte.
- Support for multiple masters on the same data lines.

System Management Bus / I2C (SMB0)

The SMBus I/O interface is a two-wire, bi-directional serial bus. The SMBus is compliant with the System Management Bus Specification, version 1.1, and compatible with the I²C serial bus.

The SMBus module includes the following features:

- · Standard (up to 100 kbps) and Fast (400 kbps) transfer speeds
- · Support for master, slave, and multi-master modes
- Hardware synchronization and arbitration for multi-master mode
- · Clock low extending (clock stretching) to interface with faster masters
- · Hardware support for 7-bit slave and general call address recognition
- Firmware support for 10-bit slave address decoding
- · Ability to inhibit all slave states
- Programmable data setup/hold times
- · Transmit and receive FIFOs (one byte) to help increase throughput in faster applications

| Parameter | Symbol | Test Condition | Min | Тур | Мах | Unit |
|-----------------------------------|---------------------|----------------------------|-----|------|-----|------|
| Temperature Sensor | I _{TSENSE} | | — | 70 | 120 | μA |
| Comparator 0 (CMP0, CMP1) | I _{CMP} | CPMD = 11 | — | 0.5 | _ | μA |
| | | CPMD = 10 | — | 3 | _ | μA |
| | | CPMD = 01 | | 8.5 | _ | μA |
| | | CPMD = 00 | | 22.5 | | μA |
| Comparator Reference ⁶ | I _{CPREF} | | _ | 1.2 | — | μA |
| Voltage Supply Monitor (VMON0) | I _{VMON} | | — | 15 | 20 | μA |
| 5V Regulator | I _{VREG} | Normal Mode | — | 245 | 340 | μA |
| | | (SUSEN = 0, BIASENB = 0) | | | | |
| | | Suspend Mode | — | 60 | 100 | μA |
| | | (SUSEN = 1, BIASENB = 0) | | | | |
| | | Bias Disabled | — | 2.5 | 10 | μA |
| | | (BIASENB = 1) | | | | |
| | | Disabled | — | 2.5 | _ | nA |
| | | (BIASENB = 1, REG1ENB = 1) | | | | |

Note:

1. Currents are additive. For example, where I_{DD} is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount.

2. Includes supply current from internal LDO regulator, supply monitor, and High Frequency Oscillator.

3. Includes supply current from internal LDO regulator, supply monitor, and Low Frequency Oscillator.

4. ADC0 always-on power excludes internal reference supply current.

5. The internal reference is enabled as-needed when operating the ADC in burst mode to save power.

6. This value is the current sourced from the pin or supply selected as the full-scale reference to the comparator DAC.

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|--|-----------------|---|-----------------------|-----|-----------------------|------|
| Output High Voltage (High Drive) ¹ | V _{OH} | I _{OH} = -7 mA, V _{DD} ≥ 3.0 V | V _{DD} - 0.7 | _ | — | V |
| | | I_{OH} = -3.3 mA, 2.2 V ≤ V _{DD} < 3.0 V | V _{DD} x 0.8 | — | — | V |
| Output Low Voltage (High Drive) ¹ | V _{OL} | I _{OL} = 13.5 mA, V _{DD} ≥ 3.0 V | — | — | 0.6 | V |
| | | I_{OL} = 7 mA, 2.2 V ≤ V_{DD} < 3.0 V | — | _ | V _{DD} x 0.2 | V |
| Output High Voltage (Low Drive) ¹ | V _{OH} | I _{OH} = -4.75 mA, V _{DD} ≥ 3.0 V | V _{DD} - 0.7 | _ | — | V |
| | | I_{OH} = -2.25 mA, 2.2 V ≤ V _{DD} < 3.0 V | V _{DD} x 0.8 | _ | — | V |
| Output Low Voltage (Low Drive) ¹ | V _{OL} | I _{OL} = 6.5 mA, V _{DD} ≥ 3.0 V | — | _ | 0.6 | V |
| | | I_{OL} = 3.5 mA, 2.2 V \leq V _{DD} < 3.0 V | — | _ | V _{DD} x 0.2 | V |
| Input High Voltage | V _{IH} | | V _{DD} - 0.6 | — | — | V |
| Input Low Voltage | V _{IL} | | — | _ | 0.6 | V |
| Pin Capacitance | C _{IO} | | — | 7 | — | pF |
| Weak Pull-Up Current | I _{PU} | V _{DD} = 3.6 | -30 | -20 | -10 | μA |
| (V _{IN} = 0 V) | | | | | | |
| Input Leakage (Pullups off or Ana- log) | I _{LK} | GND < V _{IN} < V _{DD} | -1.1 | — | 1.1 | μA |
| Input Leakage Current with V_{IN} above V_{DD} | I _{LK} | $V_{DD} < V_{IN} < V_{DD} + 2.0 V$ | 0 | 5 | 150 | μA |

Table 4.14. Port I/O

Note:

1. See Figure 4.6 Typical V_{OH} Curves on page 28 and Figure 4.7 Typical V_{OL} Curves on page 28 for more information.

4.2 Thermal Conditions

Table 4.15. Thermal Conditions

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|---------------------------------------|-----------------|------------------|-----|-------|-----|------|
| Thermal Resistance (Junction to | θ _{JA} | QFN-20 Packages | _ | 60 | _ | °C/W |
| Ambient) | | QFN-28 Packages | _ | 26 | _ | °C/W |
| | | QSOP-24 Packages | _ | 65 | _ | °C/W |
| Thermal Resistance (Junction to Case) | θ _{JC} | QFN-20 Packages | _ | 28.86 | _ | °C/W |
| Note: | | | | | | |

1. Thermal resistance assumes a multi-layer PCB with any exposed pad soldered to a PCB pad.



Figure 4.3. Typical Operating Supply Current using LFOSC



Figure 4.4. Typical ADC0 and Internal Reference Supply Current in Burst Mode



Figure 4.5. Typical ADC0 Supply Current in Normal (always-on) Mode



Figure 4.6. Typical V_{OH} Curves



Figure 4.7. Typical VOL Curves

6. Pin Definitions

6.1 EFM8BB2x-QFN28 Pin Definitions



Figure 6.1. EFM8BB2x-QFN28 Pinout

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|----------|----------------------|---------------------|---------------------------------|------------------|
| 1 | P0 1 | Multifunction I/O | Yes | | |
| | | | | | CMP0P 1 |
| | | | | INT1 1 | CMPON 1 |
| | | | | | |
| 2 | P0.0 | Multifunction I/O | Yes | ΡΟΜΑΤ Ο | |
| 2 | | | | | |
| | | | | | |
| | | | | | VREE |
| 3 | GND | Ground | | | |
| 4 | N/C | No Connection | | | |
| 5 | N/C | No Connection | | | |
| 6 | | Supply Power Input / | | | |
| Ū | | 5V Regulator Output | | | |
| 7 | VREGIN | 5V Regulator Input | | | |
| 8 | P3.1 | Multifunction I/O | | | |
| 9 | RST / | Active-low Reset / | | | |
| | С2СК | C2 Debug Clock | | | |
| 10 | P3.0 / | Multifunction I/O / | | | |
| | C2D | C2 Debug Data | | | |
| 11 | P2.3 | Multifunction I/O | Yes | P2MAT.3 | ADC0.23 |
| | | | | | CP1P.12 |
| | | | | | CP1N.12 |
| 12 | P2.2 | Multifunction I/O | Yes | P2MAT.2 | ADC0.22 |
| | | | | | CP1P.11 |
| | | | | | CP1N.11 |
| 13 | P2.1 | Multifunction I/O | Yes | P2MAT.1 | ADC0.21 |
| | | | | | CP1P.10 |
| | | | | | CP1N.10 |
| 14 | P2.0 | Multifunction I/O | Yes | P2MAT.0 | ADC0.20 |
| | | | | | CP1P.9 |
| | | | | | CP1N.9 |
| 15 | P1.7 | Multifunction I/O | Yes | P1MAT.7 | ADC0.15 |
| | | | | | CP1P.7 |
| | | | | | CP1N.7 |

Table 6.1. Pin Definitions for EFM8BB2x-QFN28



Figure 6.2. EFM8BB2x-QSOP24 Pinout

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|----------|-------------------|---------------------|---------------------------------|------------------|
| 1 | P0.3 | Multifunction I/O | Yes | P0MAT.3 | ADC0.3 |
| | | | | EXTCLK | CMP0P.3 |
| | | | | INT0.3 | CMP0N.3 |
| | | | | INT1.3 | |
| 2 | P0.2 | Multifunction I/O | Yes | P0MAT.2 | ADC0.2 |
| | | | | INT0.2 | CMP0P.2 |
| | | | | INT1.2 | CMP0N.2 |

| Pin | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|--------|----------|---------------------|---------------------|---------------------------------|------------------|
| Number | | | | | |
| 3 | GND | Ground | | | |
| 4 | VDD | Supply Power Input | | | |
| 5 | RSTb / | Active-low Reset / | | | |
| | C2CK | C2 Debug Clock | | | |
| 6 | P2.0 / | Multifunction I/O / | Yes | | |
| | C2D | C2 Debug Data | | | |
| 7 | P1.6 | Multifunction I/O | Yes | P1MAT.6 | ADC0.14 |
| | | | | | CMP1P.6 |
| | | | | | CMP1N.6 |
| 8 | P1.5 | Multifunction I/O | Yes | P1MAT.5 | ADC0.13 |
| | | | | | CMP1P.5 |
| | | | | | CMP1N.5 |
| 9 | P1.4 | Multifunction I/O | Yes | P1MAT.4 | ADC0.12 |
| | | | | | CMP1P.4 |
| | | | | | CMP1N.4 |
| 10 | P1.3 | Multifunction I/O | Yes | P1MAT.3 | ADC0.11 |
| | | | | I2C0_SCL | CMP1P.3 |
| | | | | | CMP1N.3 |
| 11 | P1.2 | Multifunction I/O | Yes | P1MAT.2 | ADC0.10 |
| | | | | I2C0_SDA | CMP1P.2 |
| | | | | | CMP1N.2 |
| 12 | GND | Ground | | | |
| 13 | P1.1 | Multifunction I/O | Yes | P1MAT.1 | ADC0.9 |
| | | | | | CMP1P.1 |
| | | | | | CMP1N.1 |
| | | | | | CMP0P.10 |
| | | | | | CMP0N.10 |
| 14 | P1.0 | Multifunction I/O | Yes | P1MAT.0 | ADC0.8 |
| | | | | | CMP1P.0 |
| | | | | | CMP1N.0 |
| | | | | | CMP0P.9 |
| | | | | | CMP0N.9 |
| 15 | P0.7 | Multifunction I/O | Yes | P0MAT.7 | ADC0.7 |
| | | | | INT0.7 | CMP0P.7 |
| | | | | INT1.7 | CMP0N.7 |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|---------------|----------|-------------------|---------------------|---------------------------------|------------------|
| 16 | P0.6 | Multifunction I/O | Yes | P0MAT.6 | ADC0.6 |
| | | | | CNVSTR | CMP0P.6 |
| | | | | INT0.6 | CMP0N.6 |
| | | | | INT1.6 | |
| 17 | P0.5 | Multifunction I/O | Yes | P0MAT.5 | ADC0.5 |
| | | | | INT0.5 | CMP0P.5 |
| | | | | INT1.5 | CMP0N.5 |
| | | | | UART0_RX | |
| 18 | P0.4 | Multifunction I/O | Yes | P0MAT.4 | ADC0.4 |
| | | | | INT0.4 | CMP0P.4 |
| | | | | INT1.4 | CMP0N.4 |
| | | | | UART0_TX | |
| 19 | P0.3 | Multifunction I/O | Yes | P0MAT.3 | ADC0.3 |
| | | | | EXTCLK | CMP0P.3 |
| | | | | INT0.3 | CMP0N.3 |
| | | | | INT1.3 | |
| 20 | P0.2 | Multifunction I/O | Yes | P0MAT.2 | ADC0.2 |
| | | | | INT0.2 | CMP0P.2 |
| | | | | INT1.2 | CMP0N.2 |
| Center | GND | Ground | | | |

7.2 QFN28 PCB Land Pattern



Figure 7.2. QFN28 PCB Land Pattern Drawing

| Table 7.2. | QFN28 | PCB Lai | nd Pattern | Dimensions |
|------------|-------|---------|------------|------------|
|------------|-------|---------|------------|------------|

| Dimension | Min | Мах | | |
|-----------|------|-----|--|--|
| C1 | 4.80 | | | |
| C2 | 4.80 | | | |
| E | 0.50 | | | |
| X1 | 0. | 30 | | |
| X2 | 3.: | 35 | | |
| Y1 | 0.9 | 95 | | |

| Dimension | Min | Мах | | | |
|---|------|-----|--|--|--|
| Y2 | 3.35 | | | | |
| Note: | | | | | |
| 1. All dimensions shown are in millimeters (mm) unless otherwise noted. | | | | | |
| 2. This Land Pattern Design is based on the IPC-7351 guidelines. | | | | | |
| 3 All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal had is to be 60 µm | | | | | |

- 3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.
- 4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 5. The stencil thickness should be 0.125 mm (5 mils).
- 6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 7. A 2 x 2 array of 1.2 mm square openings on a 1.5 mm pitch should be used for the center pad.
- 8. A No-Clean, Type-3 solder paste is recommended.
- 9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

7.3 QFN28 Package Marking



Figure 7.3. QFN28 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

9. QFN20 Package Specifications

9.1 QFN20 Package Dimensions



Figure 9.1. QFN20 Package Drawing

| Table 9.1. | QFN20 | Package | Dimensions |
|------------|-------|---------|------------|
|------------|-------|---------|------------|

| Dimension | Min | Тур | Мах | |
|-----------|----------|------|------|--|
| A | 0.70 | 0.75 | 0.80 | |
| A1 | 0.00 | 0.02 | 0.05 | |
| A3 | 0.20 REF | | | |
| b | 0.18 | 0.25 | 0.30 | |
| c | 0.25 | 0.30 | 0.35 | |
| D | 3.00 BSC | | | |
| D2 | 1.6 | 1.70 | 1.80 | |
| e | 0.50 BSC | | | |

9.2 QFN20 PCB Land Pattern



Figure 9.2. QFN20 PCB Land Pattern Drawing

| Table 9.2. | QFN20 | РСВ | Land | Pattern | Dimensions |
|-------------|-------|-----|------|---------|------------|
| 1 4010 3.2. | | 100 | Lanu | allem | Dimensions |

| Dimension | Min | Мах | | |
|-----------|------|------|--|--|
| C1 | 3.10 | | | |
| C2 | 3.10 | | | |
| C3 | 2.50 | | | |
| C4 | 2.50 | | | |
| E | 0.50 | | | |
| X1 | 0.30 | | | |
| X2 | 0.25 | 0.35 | | |
| Х3 | 1.80 | | | |
| Y1 | 0.90 | | | |
| Y2 | 0.25 | 0.35 | | |
| Y3 | 1.80 | | | |

10. Revision History

10.1 Revision 1.31

November 7, 2016

Updated typical and maximum specifications in 4.1.2 Power Consumption.

Added 4.1.11 1.8 V Internal LDO Voltage Regulator.

10.2 Revision 1.3

August 11, 2016

Added A-grade parts.

Added Thermal Resistance (Junction to Case) for QFN20 packages to 4.2 Thermal Conditions.

Added a note to Table 4.2 Power Consumption on page 13 providing more information about the Comparator Reference specification.

Added a note linking to the Typical VOH and VOL Performance graphs in 4.1.14 Port I/O.

Specified the sizes of the SMBus and I2CSLAVE transmit and receive FIFOs.

Added a note to 3.1 Introduction referencing the Reference Manual.

10.3 Revision 1.2

February 10, 2016

Updated Figure 5.3 Debug Connection Diagram on page 30 to move the pull-up resistor on C2D / RSTb to after the series resistor instead of before.

Added a reference to AN945: EFM8 Factory Bootloader User Guide in 3.10 Bootloader.

Added I-grade parts.

Adjusted and added maximum specifications in 4.1.2 Power Consumption for G-grade devices and added a note on which high frequency oscillator is used for the specification.

Adjusted the Total Current Sunk into Supply Pin and Total Current Sourced out of Ground Pin specifications in 4.3 Absolute Maximum Ratings.

10.4 Revision 1.1

December 16, 2015

Updated 3.2 Power to properly reflect that a comparator falling edge wakes the device from Suspend and Snooze.

Added Note 2 to Table 4.1 Recommended Operating Conditions on page 12.

Added 5.2 Debug.

10.5 Revision 1.0

Updated any TBD numbers in and adjusted various specifications.

Updated VOH and VOL graphs in Figure 4.6 Typical V_{OH} Curves on page 28 and Figure 4.7 Typical V_{OL} Curves on page 28 and updated the VOH and VOL specifications in Table 4.14 Port I/O on page 23.

Added more information to 3.10 Bootloader.

Updated part numbers to Revision C.

Table of Contents

| 1. | Feature List | • | . 1 |
|----|--|---|-----|
| 2. | Ordering Information | | . 2 |
| 3. | System Overview | | . 4 |
| | 3.1 Introduction. | | . 4 |
| | 3.2 Power | | . 5 |
| | 3.3 I/O | | . 5 |
| | 3.4 Clocking. | | . 6 |
| | 3.5 Counters/Timers and PWM | | . 6 |
| | 3.6 Communications and Other Digital Peripherals | | . 7 |
| | 3.7 Analog | | 9 |
| | 38 Reset Sources | • | 10 |
| | | • | 10 |
| | 3.10 Bootloader | • | .10 |
| | | • | |
| 4. | | • | 12 |
| | 4.1 Electrical Characteristics | • | .12 |
| | | · | .12 |
| | | · | .13 |
| | | · | .16 |
| | 4.1.4 Flash Memory | · | .16 |
| | 4.1.5 Power Management Timing | • | .17 |
| | 4.1.6 Internal Oscillators. | | .17 |
| | 4.1.7 External Clock Input | • | .18 |
| | 4.1.8 ADC | | .19 |
| | 4.1.9 Voltage Reference. | | .20 |
| | 4.1.10 Temperature Sensor | | .21 |
| | 4.1.11 1.8 V Internal LDO Voltage Regulator | | .21 |
| | 4.1.12 5 V Voltage Regulator | | .21 |
| | 4.1.13 Comparators | | .22 |
| | 4.1.14 Port I/O | | .23 |
| | 4.2 Thermal Conditions | | .23 |
| | 4.3 Absolute Maximum Ratings | | .24 |
| | 4.4 Typical Performance Curves | | .25 |
| 5. | Typical Connection Diagrams | | 29 |
| | 5.1 Power | | .29 |
| | 5.2 Debug | | .30 |
| | 5.3 Other Connections | | .30 |
| 6. | Pin Definitions | | 31 |
| | 6.1 EFM8BB2x-QFN28 Pin Definitions | | .31 |





Simplicity Studio

One-click access to MCU and wireless tools, documentation, software, source code libraries & more. Available for Windows, Mac and Linux!







Supp

Support and Community community.silabs.com

Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com