

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, GFX, LVD, POR, PWM, WDT
Number of I/O	84
Program Memory Size	256КВ (85.5К х 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	96K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 24x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	121-TFBGA
Supplier Device Package	121-TFBGA (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj256da210-i-bg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### TABLE 4-6: **INTERRUPT CONTROLLER REGISTER MAP (CONTINUED)**

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IPC16	00C4	—	CRCIP2	CRCIP1	CRCIP0	—	U2ERIP2	U2ERIP1	U2ERIP0	—	U1ERIP2	U1ERIP1	U1ERIP0	—	—	-	—	4440
IPC18	00C8	—	_	-	—	_	—		—	—	—	_	—	—	LVDIP2	LVDIP1	LVDIP0	0004
IPC19	00CA	_	_	_	_	_	_	_	_	_	CTMUIP2	CTMUIP1	CTMUIP0	_	_	_	_	0040
IPC20	00CC	_	U3TXIP2	U3TXIP1	U3TXIP0	_	U3RXIP2	U3RXIP1	U3RXIP0	_	U3ERIP2	U3ERIP1	U3ERIP0	_	_		_	4440
IPC21	00CE	_	U4ERIP2	U4ERIP1	U4ERIP0	_	USB1IP2	USB1IP1	USB1IP0	_	MI2C3IP2	MI2C3IP1	MI2C3IP0	_	SI2C3IP2	SI2C3IP1	SI2C3IP0	4444
IPC22	00D0	—	SPI3IP2	SPI3IP1	SPI3IP0	—	SPF3IP2	SPF3IP1	SPF3IP0	—	U4TXIP2	U4TXIP1	U4TXIP0	—	U4RXIP2	U4RXIP1	U4RXIP0	4444
IPC23	00D2	_	_		_	_	_	_	_	_	IC9IP2	IC9IP1	IC9IP0	_	OC9IP2	OC9IP1	OC9IP0	0044
IPC25	00D6	_	_		_	_	_		_	_	_	_	_	_	GFX1IP2	GFX1IP1	GFX1IP0	0004
INTTREG	00E0	CPUIRQ	_	VHOLD	_	ILR3	ILR2	ILR1	ILR0	_	VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0	0000

 – = unimplemented, read as '0'. Reset values are shown in hexadecimal.
 Unimplemented in 64-pin devices, read as '0'.
 The Reset value in 64-pin devices are '0004'. Legend:

Note 1:

2:

#### **TABLE 4-7:** TIMER REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100	Timer1 Register										0000						
PR1	0102		Timer1 Period Register										FFFF					
T1CON	0104	TON	_	TSIDL	—	_	_	_	_	_	TGATE	TCKPS1	TCKPS0	_	TSYNC	TCS	_	0000
TMR2	0106	Timer2 Register										0000						
TMR3HLD	0108		Timer3 Holding Register (for 32-bit timer operations only)									0000						
TMR3	010A	Timer3 Register								0000								
PR2	010C	Timer2 Period Register								FFFF								
PR3	010E								Timer3 Peri	od Register								FFFF
T2CON	0110	TON	_	TSIDL	—	_	_	_	_	_	TGATE	TCKPS1	TCKPS0	T32	_	TCS	_	0000
T3CON	0112	TON	_	TSIDL	—	_	_	_	_	_	TGATE	TCKPS1	TCKPS0	_	_	TCS	_	0000
TMR4	0114								Timer4 I	Register								0000
TMR5HLD	0116						Т	imer5 Holdir	ng Register (	for 32-bit ope	erations only	/)						0000
TMR5	0118								Timer5 I	Register								0000
PR4	011A								Timer4 Peri	od Register								FFFF
PR5	011C								Timer5 Peri	od Register								FFFF
T4CON	011E	TON	_	TSIDL	_	_	_		—	_	TGATE	TCKPS1	TCKPS0	T45		TCS		0000
T5CON	0120	TON	_	TSIDL	_		_		_	—	TGATE	TCKPS1	TCKPS0	_		TCS		0000

Legend:

- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

The page registers (DSRPAG/DSWPAG) do not update automatically while crossing a page boundary, when the rollover happens from 0xFFFF to 0x8000. While developing code in assembly, care must be taken to update the page registers when an Address Pointer crosses the page boundary. The 'C' compiler keeps track of the addressing, and increments or decrements the page registers accordingly while accessing contiguous data memory locations.

- **Note 1:** All write operations to EDS are executed in a single cycle.
  - 2: Use of Read/Modify/Write operation on any EDS location under a REPEAT instruction is not supported. For example, BCLR, BSW, BTG, RLC f, RLNC f, RRC f, RRNC f, ADD f, SUB f, SUBR f, AND f, IOR f, XOR f, ASR f, ASL f.
  - 3: Use the DSRPAG register while performing Read/Modify/Write operation.

DSRPAG (Data Space Read Register)	DSWPAG (Data Space Write Register)	Source/Destination Address while Indirect Addressing	24-Bit EA Pointing to EDS	Comment
x <sup>(1)</sup>	x <sup>(1)</sup>	0x0000 to 0x1FFF	0x000000 to 0x001FFF	Near data space <sup>(2)</sup>
		0x2000 to 0x7FFF	0x002000 to 0x007FFF	
0x001	0x001		0x008000 to 0x00FFFE	
0x002	0x002		0x010000 to 0x017FFE	32 Kbytes on each page
0x003	0x003	0x8000 to 0xFFFF	0x018000 to 0x0187FE	Only 2 Kbytes of extended SRAM on this page
0x004	0x004		0x018800 to 0x027FFE	
• • •	• •		• • •	EPMP memory
0x1FF	0x1FF		0xFF8000 to 0xFFFFFE	space.
0x000	0x000		Invalid Address	Address error trap <sup>(3)</sup>

#### TABLE 4-35: EDS MEMORY ADDRESS WITH DIFFERENT PAGES AND ADDRESSES

**Note 1:** If the source/destination address is below 0x8000, the DSRPAG and DSWPAG registers are not considered.

2: This data space can also be accessed by Direct Addressing.

**3:** When the source/destination address is above 0x8000 and DSRPAG/DSWPAG is '0', an address error trap will occur.

4: EPMP memory space can start from location, 0x008000, in the parts with 24 Kbytes of data memory (PIC24FJXXXDA1XX)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—			—	—	—		
bit 15							bit 8	
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0	
_	AD1IP2	AD1IP1	AD1IP0	—	U1TXIP2	U1TXIP1	U1TXIP0	
bit 7	-						bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown		
bit 15-7	Unimplemen	ted: Read as '	0'					
bit 6-4	AD1IP<2:0>:	A/D Conversio	n Complete In	terrupt Priority	bits			
	111 = Interru	pt is priority 7 (	highest priority	/ interrupt)				
	•							
	•							
	001 = Interru	pt is priority 1						
	000 = Interru	pt source is dis	abled					
bit 3	Unimplemen	ted: Read as '	0'					
bit 2-0	U1TXIP<2:0>	: UART1 Trans	smitter Interrup	ot Priority bits				
	111 = Interru	pt is priority 7 (	highest priority	interrupt)				
	•							
	•							
	001 = Interru	pt is priority 1						
	000 = Interru	pt source is dis	abled					

#### REGISTER 7-22: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3

#### 8.1 CPU Clocking Scheme

The system clock source can be provided by one of four sources:

- Primary Oscillator (POSC) on the OSCI and OSCO pins
- Secondary Oscillator (SOSC) on the SOSCI and SOSCO pins
- · Fast Internal RC (FRC) Oscillator
- · Low-Power Internal RC (LPRC) Oscillator

The primary oscillator and FRC sources have the option of using the internal 24x PLL block, which generates the USB module clock, the Graphics module clock and a separate system clock through the 96 MHZ PLL. Refer to **Section 8.5 "96 MHz PLL Block"** for additional information.

The internal FRC provides an 8 MHz clock source. It can optionally be reduced by the programmable clock divider to provide a range of system clock frequencies.

The selected clock source generates the processor and peripheral clock sources. The processor clock source is divided by two to produce the internal instruction cycle clock, FcY. In this document, the instruction cycle clock is also denoted by Fosc/2. The internal instruction cycle clock, Fosc/2, can be provided on the OSCO I/O pin for some operating modes of the primary oscillator.

#### 8.2 Initial Configuration on POR

The oscillator source (and operating mode) that is used at a device Power-on Reset (POR) event is selected using Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory (refer to **Section 27.1** "**Configuration Bits**" for further details). The Primary Oscillator Configuration bits, POSCMD<1:0> (Configuration Word 2<1:0>) and the Initial Oscillator Select Configuration bits, FNOSC<2:0> (Configuration Word 2<10:8>), select the oscillator source that is used at a POR. The FRC primary oscillator with postscaler (FRCDIV) is the default (unprogrammed) selection. The secondary oscillator, or one of the internal oscillators, may be chosen by programming these bit locations.

The Configuration bits allow users to choose between the various clock modes, shown in Table 8-1.

#### 8.2.1 CLOCK SWITCHING MODE CONFIGURATION BITS

The FCKSM Configuration bits (Configuration Word 2<7:6>) are used to jointly configure device clock switching and the Fail-Safe Clock Monitor (FSCM). Clock switching is enabled only when FCKSM1 is programmed ('0'). The FSCM is enabled only when FCKSM<1:0> are both programmed ('00').

Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	Notes
Fast RC Oscillator with Postscaler (FRCDIV)	Internal	11	111	1, 2
FRC Oscillator/16 (500 KHz)	Internal	11	110	1
Low-Power RC Oscillator (LPRC)	Internal	11	101	1
Secondary (Timer1) Oscillator (SOSC)	Secondary	11	100	1
Primary Oscillator (XT) with PLL Module (XTPLL)	Primary	01	011	-
Primary Oscillator (EC) with PLL Module (ECPLL)	Primary	00	011	1
Primary Oscillator (HS)	Primary	10	010	—
Primary Oscillator (XT)	Primary	01	010	_
Primary Oscillator (EC)	Primary	00	010	1
Fast RC Oscillator with PLL Module (FRCPLL)	Internal	11	001	1
Fast RC Oscillator (FRC)	Internal	11	000	1

#### TABLE 8-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Note 1: OSCO pin function is determined by the OSCIOFCN Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

#### 8.5.2 USB CLOCK GENERATION

In the USB-On-The-Go module in PIC24FJ256DA210 family of devices, the primary oscillator with the PLL block can be used as a valid clock source for USB operation. The FRC oscillator (implemented with  $\pm 0.25\%$  accuracy) can be combined with a PLL block, providing another option for a valid USB clock source. There is no provision to provide a separate external 48 MHz clock to the USB module. The USB module sources its

clock signal from 96 MHz PLL. Due to the requirement that a 4 MHz input must be provided to generate the 96 MHz signal, the oscillator operation is limited to a range of possible values. Table 8-3 shows the valid oscillator configurations (i.e., ECPLL, HSPLL, XTPLL and FRCPLL) for USB operation. This sets the correct PLLDIV configuration for the specified oscillator frequency and the output frequency of the USB clock branch is always 48 MHz.

TABLE 8-3:	VALID OSCILLATOR CONFIGURATIONS FOR USB OPERATIONS

Input Oscillator Frequency	Clock Mode	PLL Division (PLLDIV<2:0>)
48 MHz	ECPLL	÷12 (111)
32 MHz	HSPLL, ECPLL	÷8(110)
24 MHz	HSPLL, ECPLL	÷6 (101)
20 MHz	HSPLL, ECPLL	÷5 (100)
16 MHz	HSPLL, ECPLL	÷4 (011)
12 MHz	HSPLL, ECPLL	÷3 (010)
8 MHz	ECPLL, HSPLL, XTPLL, FRCPLL	÷2 (001)
4 MHz	ECPLL, HSPLL, XTPLL, FRCPLL	÷1 (000)

**Note:** For USB devices, the use of a primary oscillator or external clock source, with a frequency above 32 MHz, does not imply that the device's system clock can be run at the same speed when the USB module is not used. The maximum system clock for all PIC24F devices is 32 MHz.

#### 8.5.3 CONSIDERATIONS FOR USB OPERATION

When using the USB On-The-Go module in PIC24FJ256DA210 family devices, users must always observe these rules in configuring the system clock:

- For USB operation, the selected clock source (EC, HS or XT) must meet the USB clock tolerance requirements.
- The Primary Oscillator/PLL modes are the only oscillator configurations that permit USB operation. There is no provision to provide a separate external clock source to the USB module.
- While the FRCPLL Oscillator mode is used for USB applications, users must always ensure that the FRC source is configured to provide a frequency of 4 MHz or 8 MHz (RCDIV<2:0> = 001 or 000) and that the USB PLL prescaler is configured appropriately.

All other oscillator modes are available; however, USB operation is not possible when these modes are selected. They may still be useful in cases where other power levels of operation are desirable and the USB module is not needed (e.g., the application is sleeping and waiting for a bus attachment).

#### 8.5.4 GRAPHICS CLOCK GENERATION

Two stable clock signals are generated for the graphics controller in the PIC24FJ256DA210 family of devices. The first clock is for the graphics controller module logic and the second clock is for the display module interface logic that generates the signals for the display glass. Figure 8-2 shows this logic in the graphics clock sub-block. Both clock signals are generated either from the Graphics Clock Option 1 (96 MHz branch) or the Graphics Clock Option 2 (48 MHz branch). Selection is set in the multiplexer using the G1CLKSEL (CLKDIV<4>) control bit. Graphics controller module logic directly uses the output of that multiplexer while the display module interface clock is further conditioned through a postscaler to generate 128 possible frequencies. The final clock output signal is selected through a multiplexer using the GCLKDIV<6:0> (CLKDIV2<15:9>) control bits. The 128 selections vary in increments of 0.25, 0.5, and 1.0. Refer to Table 8-4 for details. Note that for applications that use the graphics controller (GFX) module, the 96 MHz PLL must be enabled.

#### 10.4.5 CONSIDERATIONS FOR PERIPHERAL PIN SELECTION

The ability to control Peripheral Pin Selection introduces several considerations into application design that could be overlooked. This is particularly true for several common peripherals that are available only as remappable peripherals.

The main consideration is that the Peripheral Pin Selects are not available on default pins in the device's default (Reset) state. Since all RPINRx registers reset to '111111' and all RPORx registers reset to '000000', all Peripheral Pin Select inputs are tied to Vss and all Peripheral Pin Select outputs are disconnected.

Note:	In tying Peripheral Pin Select inputs to
	RP63, RP63 need not exist on a device for
	the registers to be reset to it.

This situation requires the user to initialize the device with the proper peripheral configuration before any other application code is executed. Since the IOLOCK bit resets in the unlocked state, it is not necessary to execute the unlock sequence after the device has come out of Reset. For application safety, however, it is best to set IOLOCK and lock the configuration after writing to the control registers.

Because the unlock sequence is timing-critical, it must be executed as an assembly language routine in the same manner as changes to the oscillator configuration. If the bulk of the application is written in 'C', or another high-level language, the unlock sequence should be performed by writing in-line assembly.

Choosing the configuration requires the review of all Peripheral Pin Selects and their pin assignments, especially those that will not be used in the application. In all cases, unused pin-selectable peripherals should be disabled completely. Unused peripherals should have their inputs assigned to an unused RPn/RPIn pin function. I/O pins with unused RPn functions should be configured with the null peripheral output.

The assignment of a peripheral to a particular pin does not automatically perform any other configuration of the pin's I/O circuitry. In theory, this means adding a pin-selectable output to a pin may mean inadvertently driving an existing peripheral input when the output is driven. Users must be familiar with the behavior of other fixed peripherals that share a remappable pin and know when to enable or disable them. To be safe, fixed digital peripherals that share the same pin should be disabled when not in use. Along these lines, configuring a remappable pin for a specific peripheral does not automatically turn that feature on. The peripheral must be specifically configured for operation, and enabled as if it were tied to a fixed pin. Where this happens in the application code (immediately following device Reset and peripheral configuration or inside the main application routine) depends on the peripheral and its use in the application.

A final consideration is that Peripheral Pin Select functions neither override analog inputs nor reconfigure pins with analog functions for digital I/O. If a pin is configured as an analog input on device Reset, it must be explicitly reconfigured as digital I/O when used with a Peripheral Pin Select.

Example 10-3 shows a configuration for bidirectional communication with flow control using UART1. The following input and output functions are used:

- Input Functions: U1RX, U1CTS
- Output Functions: U1TX, U1RTS

#### EXAMPLE 10-3: CONFIGURING UART1 INPUT AND OUTPUT FUNCTIONS

// Unlock Regi	sters		
asm volatile(	"MOV	#OSCCON, w1	\n"
	"MOV	#0x46, w2	\n"
	"MOV	#0x57, w3	\n"
	"MOV.b	w2, [w1]	\n"
	"MOV.b	w3, [w1]	\n"
	"BCLR (	DSCCON,#6");	
// or use C30	huilt-ir	macro·	
//builtin_v	write_OS	CCONL (OSCCON &	0xbf);
// Configure I	nput Fur	nctions (Table	10-2))
// Assign	UlRX To	Pin RPO	
RPINR18bit	s.UlRXR	= 0;	
// Assign	UICTS To	o Pin RPl	
RPINR18bit	s.UICTSF	$l = \perp;$	
// Configure 0	utnut Fi	unctions (Table	⇒ 10−4)
// Assign	μεράε Γι Π1ΤΧ Το	Pin RP2	2 10 1)
RPOR1bits.	RP2R = 3	;	
// Assign	Ulrts To	) Pin RP3	
RPOR1bits.	RP3R = 4	;	
// Lock Regist	ers		
asm volatile	("MOV	#OSCCON, w1	\n"
	"MOV	#0x46, w2	\n"
	"MOV	#0x57, w3	\n"
	"MOV.b	w2, [w1]\	n"
	"MOV.b	w3, [w1]	\n"
	"BSET	OSCCON, #6")	;
// 020 1100 000	h		

#### 12.0 TIMER2/3 AND TIMER4/5

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, Section 14. "Timers" (DS39704). The information in this data sheet supersedes the information in the FRM.

The Timer2/3 and Timer4/5 modules are 32-bit timers, which can also be configured as four independent, 16-bit timers with selectable operating modes.

As 32-bit timers, Timer2/3 and Timer4/5 can each operate in three modes:

- Two independent 16-bit timers with all 16-bit operating modes (except Asynchronous Counter mode)
- Single 32-bit timer
- Single 32-bit synchronous counter

They also support these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during Idle and Sleep modes
- Interrupt on a 32-Bit Period Register Match
- ADC Event Trigger (only on Timer2/3 in 32-bit mode and Timer3 in 16-bit mode)

Individually, all four of the 16-bit timers can function as synchronous timers or counters. They also offer the features listed above, except for the ADC Event Trigger; this is implemented only on Timer2/3 in 32-bit mode and Timer3 in 16-bit mode. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON, T3CON, T4CON and T5CON registers. T2CON and T4CON are shown in generic form in Register 12-1; T3CON and T5CON are shown in Register 12-2.

For 32-bit timer/counter operation, Timer2 and Timer4 are the least significant word; Timer3 and Timer4 are the most significant word of the 32-bit timers.

Note: For 32-bit operation, T3CON and T5CON control bits are ignored. Only T2CON and T4CON control bits are used for setup and control. Timer2 and Timer4 clock and gate inputs are utilized for the 32-bit timer modules, but an interrupt is generated with the Timer3 or Timer5 interrupt flags. To configure Timer2/3 or Timer4/5 for 32-bit operation:

- 1. Set the T32 bit (T2CON<3> or T4CON<3> = 1).
- 2. Select the prescaler ratio for Timer2 or Timer4 using the TCKPS<1:0> bits.
- Set the Clock and Gating modes using the TCS and TGATE bits. If TCS is set to an external clock, RPINRx (TxCK) must be configured to an available RPn/RPIn pin. For more information, see Section 10.4 "Peripheral Pin Select (PPS)".
- 4. Load the timer period value. PR3 (or PR5) will contain the most significant word (msw) of the value while PR2 (or PR4) contains the least significant word (lsw).
- 5. If interrupts are required, set the interrupt enable bit, T3IE or T5IE; use the priority bits, T3IP<2:0> or T5IP<2:0>, to set the interrupt priority. Note that while Timer2 or Timer4 controls the timer, the interrupt appears as a Timer3 or Timer5 interrupt.
- 6. Set the TON bit (= 1).

The timer value, at any point, is stored in the register pair, TMR<3:2> (or TMR<5:4>). TMR3 (TMR5) always contains the most significant word of the count, while TMR2 (TMR4) contains the least significant word.

To configure any of the timers for individual 16-bit operation:

- Clear the T32 bit corresponding to that timer (T2CON<3> for Timer2 and Timer3 or T4CON<3> for Timer4 and Timer5).
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits. See Section 10.4 "Peripheral Pin Select (PPS)" for more information.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE; use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON (TxCON<15> = 1) bit.

#### REGISTER 14-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2 (CONTINUED)

- bit 4-0 SYNCSEL<4:0>: Trigger/Synchronization Source Selection bits
  - 11111 = This OC module<sup>(1)</sup>
  - 11110 = Input Capture 9<sup>(2)</sup>
  - 11101 = Input Capture 6<sup>(2)</sup>
  - 11100 = CTMU<sup>(2)</sup> 11011 = A/D<sup>(2)</sup>

  - 11010 = Comparator 3<sup>(2)</sup>
  - 11001 = Comparator 2<sup>(2)</sup>
  - 11000 = Comparator 1<sup>(2)</sup> 10111 = Input Capture 4<sup>(2)</sup>
  - 10110 = Input Capture 3<sup>(2)</sup>

  - 10101 = Input Capture 2<sup>(2)</sup>
  - 10100 = Input Capture 1<sup>(2)</sup>
  - 10011 = Input Capture 8<sup>(2)</sup> 10010 = Input Capture 7<sup>(2)</sup>

  - 1000x = Reserved
  - 01111 = Timer5
  - 01110 = Timer4
  - 01101 = Timer3
  - 01100 = Timer2 01011 = Timer1

  - 01010 =Input Capture  $5^{(2)}$ 01001 = Output Compare 9<sup>(1)</sup>
  - 01000 = Output Compare 8<sup>(1)</sup>
  - 00111 = Output Compare 7<sup>(1)</sup>
  - $00110 = Output Compare 6^{(1)}$
  - 00101 = Output Compare 5<sup>(1)</sup>
  - 00100 = Output Compare 4<sup>(1)</sup>
  - 00011 = Output Compare 3<sup>(1)</sup>
  - 00010 = Output Compare  $2^{(1)}$
  - 00001 = Output Compare 1<sup>(1)</sup>
  - 00000 = Not synchronized to any other module
- Note 1: Never use an OC module as its own trigger source, either by selecting this mode or another equivalent SYNCSEL setting.
  - 2: Use these inputs as trigger sources only and never as sync sources.
  - 3: The DCB<1:0> bits are double-buffered in the PWM modes only (OCM<2:0> (OCxCON1<2:0>) = 111, 110).

NOTES:

#### 18.0 UNIVERSAL SERIAL BUS WITH ON-THE-GO SUPPORT (USB OTG)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, Section 27. "USB On-The-Go (OTG)" (DS39721). The information in this data sheet supersedes the information in the FRM.

PIC24FJ256DA210 family devices contain a full-speed and low-speed compatible, On-The-Go (OTG) USB Serial Interface Engine (SIE). The OTG capability allows the device to act either as a USB peripheral device or as a USB embedded host with limited host capabilities. The OTG capability allows the device to dynamically switch from device to host operation using OTG's Host Negotiation Protocol (HNP).

For more details on OTG operation, refer to the "On-The-Go Supplement to the USB 2.0 Specification", published by the USB-IF. For more details on USB operation, refer to the "Universal Serial Bus Specification", v2.0.

The USB OTG module offers these features:

- USB functionality in Device and Host modes, and OTG capabilities for application-controlled mode switching
- Software-selectable module speeds of full speed (12 Mbps) or low speed (1.5 Mbps, available in Host mode only)
- Support for all four USB transfer types: control, interrupt, bulk and isochronous
- 16 bidirectional endpoints for a total of 32 unique endpoints
- · DMA interface for data RAM access
- Queues up to sixteen unique endpoint transfers without servicing
- Integrated, on-chip USB transceiver with support for off-chip transceivers via a digital interface
- Integrated VBUS generation with on-chip comparators and boost generation, and support of external VBUS comparators and regulators through a digital interface
- Configurations for on-chip bus pull-up and pull-down resistors

A simplified block diagram of the USB OTG module is shown in Figure 18-1.

The USB OTG module can function as a USB peripheral device or as a USB host, and may dynamically switch between Device and Host modes under software control. In either mode, the same data paths and Buffer Descriptors (BDs) are used for the transmission and reception of data.

In discussing USB operation, this section will use a controller-centric nomenclature for describing the direction of the data transfer between the microcontroller and the USB. RX (Receive) will be used to describe transfers that move data from the USB to the microcontroller and TX (Transmit) will be used to describe transfers that move data from the microcontroller to the USB. Table 18-1 shows the relationship between data direction in this nomenclature and the USB tokens exchanged.

# TABLE 18-1:CONTROLLER-CENTRIC<br/>DATA DIRECTION FOR USB<br/>HOST OR TARGET

	Direction						
USD Mode	RX	тх					
Device	OUT or SETUP	IN					
Host	IN	OUT or SETUP					

This chapter presents the most basic operations needed to implement USB OTG functionality in an application. A complete and detailed discussion of the USB protocol and its OTG supplement are beyond the scope of this data sheet. It is assumed that the user already has a basic understanding of USB architecture and the latest version of the protocol.

Not all steps for proper USB operation (such as device enumeration) are presented here. It is recommended that application developers use an appropriate device driver to implement all of the necessary features. Microchip provides a number of application-specific resources, such as USB firmware and driver support. Refer to <u>www.microchip.com/usb</u> for the latest firmware and driver support.

#### 18.1.2.3 VBUS Voltage Generation with External Devices

When operating as a USB host, either as an A-device in an OTG configuration or as an embedded host, VBUS must be supplied to the attached device. PIC24FJ256DA210 family devices have an internal VBUS boost assist to help generate the required 5V VBUS from the available voltages on the board. This is comprised of a simple PWM output to control a Switch mode power supply, and built-in comparators to monitor output voltage and limit current.

To enable voltage generation:

- Verify that the USB module is powered (U1PWRC<0> = 1) and that the VBUS discharge is disabled (U1OTGCON<0> = 0).
- 2. Set the PWM period (U1PWMRRS<7:0>) and duty cycle (U1PWMRRS<15:8>) as required.
- 3. Select the required polarity of the output signal based on the configuration of the external circuit with the PWMPOL bit (U1PWMCON<9>).
- 4. Select the desired target voltage using the VBUSCHG bit (U1OTGCON<1>).
- 5. Enable the PWM counter by setting the CNTEN bit to '1' (U1PWMCON<8>).
- 6. Enable the PWM module by setting the PWMEN bit (U1PWMCON<15>) to '1'.
- 7. Enable the VBUS generation circuit (U10TGCON<3> = 1).
  - Note: This section describes the general process for VBUS voltage generation and control. Please refer to the "*PIC24F Family Reference Manual*" for additional examples.

#### 18.1.3 USING AN EXTERNAL INTERFACE

Some applications may require the USB interface to be isolated from the rest of the system. PIC24FJ256DA210 family devices include a complete interface to communicate with and control an external USB transceiver, including the control of data line pull-ups and pull-downs. The VBUS voltage generation control circuit can also be configured for different VBUS generation topologies.

Refer to the "*PIC24F Family Reference Manual*", **Section 27. "USB On-The-Go (OTG)**" for information on using the external interface.

#### 18.1.4 CALCULATING TRANSCEIVER POWER REQUIREMENTS

The USB transceiver consumes a variable amount of current depending on the characteristic impedance of the USB cable, the length of the cable, the VUSB supply voltage and the actual data patterns moving across the USB cable. Longer cables have larger capacitances and consume more total energy when switching output states. The total transceiver current consumption will be application-specific. Equation 18-1 can help estimate how much current actually may be required in full-speed applications.

Refer to the "*PIC24F Family Reference Manual*", **Section 27. "USB On-The-Go (OTG)**" for a complete discussion on transceiver power consumption.

#### EQUATION 18-1: ESTIMATING USB TRANSCEIVER CURRENT CONSUMPTION

 $\mathsf{IXCVR} = \frac{40 \text{ mA} \cdot \mathsf{VUSB} \cdot \mathsf{PZERO} \cdot \mathsf{PIN} \cdot \mathsf{LCABLE}}{3.3 \text{ V} \cdot 5 \text{ m}} + \mathsf{IPULLUP}$ 

Legend: VUSB – Voltage applied to the VUSB pin in volts (3.0V to 3.6V).

PZERO – Percentage (in decimal) of the IN traffic bits sent by the PIC<sup>®</sup> microcontroller that are a value of '0'.

PIN – Percentage (in decimal) of total bus bandwidth that is used for IN traffic.

LCABLE – Length (in meters) of the USB cable. The USB 2.0 Specification requires that full-speed applications use cables no longer than 5m.

IPULLUP – Current which the nominal, 1.5 k $\Omega$  pull-up resistor (when enabled) must supply to the USB cable.

#### REGISTER 18-17: U1IR: USB INTERRUPT STATUS REGISTER (HOST MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/K-0, HS	R-0	R/K-0, HS					
STALLIF	ATTACHIF	RESUMEIF	IDLEIF	TRNIF	SOFIF	UERRIF	DETACHIF
bit 7							bit 0

Legend:	U = Unimplemented bit, read as '0'					
R = Readable bit	K = Write '1' to clear bit	HS = Hardware Settable bit				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-8	Unimplemented: Read as '0'
bit 7	STALLIF: STALL Handshake Interrupt bit
	<ul> <li>1 = A STALL handshake was sent by the peripheral device during the handshake phase of the transaction in Device mode</li> <li>0 = A STALL handshake has not been sent</li> </ul>
bit 6	ATTACHIF: Peripheral Attach Interrupt bit
	<ul> <li>1 = A peripheral attachment has been detected by the module; it is set if the bus state is not SE0 and there has been no bus activity for 2.5 μs</li> <li>0 = No peripheral attacement has been detected</li> </ul>
bit 5	RESUMEIF: Resume Interrupt bit
	<ul> <li>1 = A K-state is observed on the D+ or D- pin for 2.5 μs (differential '1' for low speed, differential '0' for full speed)</li> <li>0 = No K-state is observed</li> </ul>
hit 4	U - Nu K-slale is ubserved
	<ul> <li>1 = Idle condition is detected (constant Idle state of 3 ms or more)</li> <li>0 = No Idle condition is detected</li> </ul>
bit 3	TRNIF: Token Processing Complete Interrupt bit
	<ul> <li>1 = Processing of the current token is complete; read the U1STAT register for endpoint information</li> <li>0 = Processing of the current token not complete; clear the U1STAT register or load the next token from U1STAT</li> </ul>
bit 2	SOFIF: Start-Of-Frame Token Interrupt bit
	<ul> <li>1 = A Start-Of-Frame token received by the peripheral or the Start-Of-Frame threshold reached by the host</li> <li>0 = No Start-Of-Frame token received or threshold reached</li> </ul>
bit 1	UERRIF: USB Error Condition Interrupt bit
	<ul> <li>1 = An unmasked error condition has occurred; only error states enabled in the U1EIE register can set this bit</li> </ul>
	0 = No unmasked error condition has occurred
bit 0	DETACHIF: Detach Interrupt bit
	1 = A peripheral detachment has been detected by the module; Reset state must be cleared before
	<ul> <li>0 = No peripheral detachment is detected. Individual bits can only be cleared by writing a '1' to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits at the moment of the write to become cleared.</li> </ul>
Note:	Individual bits can only be cleared by writing a '1' to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits at the moment of the write to become cleared.

#### REGISTER 22-32: G1DBEN: DATA I/O PAD ENABLE REGISTER

		-					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
GDBEN15	GDBEN14	GDBEN13	GDBEN12	GDBEN11	GDBEN10	GDBEN9	GDBEN8
bit 15							bit 8

| R/W-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| GDBEN7 | GDBEN6 | GDBEN5 | GDBEN4 | GDBEN3 | GDBEN2 | GDBEN1 | GDBEN0 |
| bit 7  |        |        |        |        |        |        | bit 0  |

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-0 **GDBEN<15:0>:** Display Data Pads Output Enable bits

1 = Corresponding display data (GD<x>) pin is enabled

0 = Corresponding display data (GD<x>) pin is disabled

GDBEN<15:0> can be used to disable or enable specific data signals while the DPPINOE bit (G1CON3<9>) is set.

DPPINOE	GDBENx (where x = 0 to 15)	
1	1	Display data signal (GD) associated with GDBENx is enabled.
1	0	Display data signal (GD) associated with GDBENx is disabled.
0	x	Display data signal (GD) associated with GDBENx is disabled.

NOTES:

#### 26.2 Measuring Time

Time measurements on the pulse width can be similarly performed using the A/D module's internal capacitor (CAD) and a precision resistor for current calibration. Figure 26-2 shows the external connections used for time measurements, and how the CTMU and A/D modules are related in this application. This example also shows both edge events coming from the external CTEDG pins, but other configurations using internal edge sources are possible. A detailed discussion on measuring capacitance and time with the CTMU module is provided in the "*PIC24F Family Reference Manual*".

#### 26.3 Pulse Generation and Delay

The CTMU module can also generate an output pulse with edges that are not synchronous with the device's system clock. More specifically, it can generate a pulse with a programmable delay from an edge event input to the module. When the module is configured for pulse generation delay by setting the TGEN (CTMUCON<12>) bit, the internal current source is connected to the B input of Comparator 2. A capacitor (CDELAY) is connected to the Comparator 2 pin, C2INB, and the comparator voltage reference, CVREF, is connected to C2INA. CVREF is then configured for a specific trip point. The module begins to charge CDELAY when an edge event is detected. When CDELAY charges above the CVREF trip point, a pulse is output on CTPLS. The length of the pulse delay is determined by the value of CDELAY and the CVREF trip point.

Figure 26-3 shows the external connections for pulse generation, as well as the relationship of the different analog modules required. While CTEDG1 is shown as the input pulse source, other options are available. A detailed discussion on pulse generation with the CTMU module is provided in the "*PIC24F Family Reference Manual*".

### FIGURE 26-2: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR TIME MEASUREMENT TIME



### FIGURE 26-3: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR PULSE DELAY GENERATION



REGISTER	27-2: CW2	FLASH CON	FIGURATIO	N WORD 2			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	_	—	—	_	—
bit 23							bit 16
R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1
IESU	PLLDIV2	PLLDIV1	PLLDIVU	PLL96MHZ	FNOSC2	FNOSC1	FNOSC0
							DIL O
R/PO-1	R/PO-1	R/PO-1	R/PO-1	r-1	r-1	R/PO-1	R/PO-1
FCKSM1	FCKSM0	OSCIOFCN	IOL1WAY	reserved	reserved	POSCMD1	POSCMD0
bit 7							bit 0
							,
Legend:		r = Reserved I	pit				
R = Readable	e bit	W = Writable b	pit	U = Unimplem	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
h:+ 00 40	l lucius a la un a u	tod. Dood on (1	,				
DIT 23-16		Ited: Read as 1	hover hit				
DIUTS		ai External Switt	Start up) is or	abled			
	0 = IESO mo	ode (Two-Speed	Start-up) is di	sabled			
bit 14-12	PLLDIV<2:0	>: 96 MHz PLL I	Prescaler Sele	ect bits			
	111 = Oscilla	ator input is divid	ded by 12 (48	MHz input)			
	110 = Oscilla	ator input is divid	ded by 8 (32 N	IHz input)			
	101 = Oscilla	ator input is divid	ded by 6 (24 N ded by 5 (20 N	/Hz input) /Hz input)			
	011 = Oscilla	ator input is divid	ded by 3 (20 M ded by 4 (16 M	/Hz input)			
	010 = Oscilla	ator input is divid	ded by 3 (12 N	1Hz input)			
	001 = Oscilla	ator input is divid	ded by 2 (8 Mł d directly (4 M	Hz input)			
hit 11			u ullecily (4 M	nz input)			
	1 = 96 MHz	90 MINZ FLL Sid	automatically (	on start-un			
	0 = 96  MHz	PLL is software	controlled (cal	n be enabled by	/ setting the PL	LEN bit in CLK	(DIV<5>)
bit 10-8	FNOSC<2:0>	>: Initial Oscillate	or Select bits	-	· ·		
	111 = Fast F	RC Oscillator wit	h Postscaler (	FRCDIV)			
	110 = Reser	ved					
	101 = Low-F 100 = Secon	ower RC Uscillator	ator (LPRC) (SOSC)				
	011 = Prima	ry Oscillator with	n PLL module	(XTPLL, HSPL	L, ECPLL)		
	010 = Prima	ry Oscillator (X1	, HS, EC)				
	001 = Fast F	RC Oscillator wit	h Postscaler a	and PLL module	e (FRCPLL)		
hit 7-6	FCKSM<1:02	Clock Switchi	ng and Fail-Sa	afe Clock Monit	or Configuratio	n hits	
	$1 \times = Clock s$	witching and Fa	il-Safe Clock	Monitor are disa	abled		
	01 = Clock s	switching is enal	oled, Fail-Safe	Clock Monitor	is disabled		
	00 = Clock s	witching is enal	oled, Fail-Safe	Clock Monitor	is enabled		
bit 5	OSCIOFCN:	OSCO Pin Con	figuration bit				
	If POSCMD<	1:0> = 11  or  00	<u>:</u> tions as CLK(	$\Gamma(E_{OSC}/2)$			
	1 = 0300/0 0 = 0SCO/0	LKO/RC15 fund	tions as our l	/O (RC15)			
	If POSCMD<	1:0> = 10 or 0:	L:	( - · · · /			
	OSCIOFCN I	nas no effect on	OSCO/CLKO	/RC15.			

#### 27.3.1 WINDOWED OPERATION

The Watchdog Timer has an optional Fixed-Window mode of operation. In this Windowed mode, CLRWDT instructions can only reset the WDT during the last 1/4 of the programmed WDT period. A CLRWDT instruction executed before that window causes a WDT Reset, similar to a WDT time-out.

Windowed WDT mode is enabled by programming the WINDIS Configuration bit (CW1<6>) to '0'.

#### 27.3.2 CONTROL REGISTER

The WDT is enabled or disabled by the FWDTEN Configuration bit. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN Control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.



FIGURE 27-2: WDT BLOCK DIAGRAM

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected		
TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None		
TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None		
TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None		
ULNK	ULNK		Unlink Frame Pointer	1	1	None		
XOR	XOR	f	f = f .XOR. WREG	1	1	N, Z		
	XOR	f,WREG	WREG = f .XOR. WREG	1	1	N, Z		
	XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N, Z		
	XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N, Z		
	XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N, Z		
ZE	ZE	Ws,Wnd	Wnd = Zero-Extend Ws	1	1	C, Z, N		

#### TABLE 29-2: INSTRUCTION SET OVERVIEW (CONTINUED)

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 0.40 mm Contact Length





		MILLIMETER	S	
Dimensi	MIN	NOM	MAX	
Contact Pitch	E	0.50 BSC		
Optional Center Pad Width	W2			7.35
Optional Center Pad Length	T2			7.35
Contact Pad Spacing	C1		8.90	
Contact Pad Spacing	C2		8.90	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			0.85
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2149A

$\cap T$	- 11/1-	
C I	IVIU	

Measuring Capacitance	
Measuring Time	
Pulse Delay and Generation	
Customer Change Notification Service	
Customer Notification Service	
Customer Support	

#### D

Data Memory	
Address Space	
Memory Map	
Near Data Space	49
SFR Space	
Software Stack	75
Space Organization, Alignment	49
DC Characteristics	
I/O Pin Input Specifications	
I/O Pin Output Specifications	
Program Memory	
Development Support	
Device Features	
100/121Pin	19
64-Pin	18
Doze Mode	

#### Е

EDS	
Electrical Characteristics	
A/D Specifications	384
Absolute Maximum Ratings	
Capacitive Loading on Output Pin	
External Clock Timing	
Idle Current	
Load Conditions and Requirements for	
Specifications	379
Operating Current	374
PLL Clock Timing Specifications	381
Power-Down Current	376
RC Oscillator Start-up Time	
Reset and Brown-out Reset Requirements	382
Temperature and Voltage Specifications	
Thermal Conditions	
V/F Graph	
Voltage Regulator Specifications	
Enhanced Parallel Master Port. See EPMP	
ENVREG Pin	354
EPMP	
Alternative Master	
Key Features	
Master Port Pins	
Equations	
16-Bit, 32-Bit CRC Polynomials	
A/D Conversion Clock Period	332
Baud Rate Reload Calculation	225
Calculating the PWM Period	204
Calculation for Maximum PWM Resolution	205
Estimating USB Transceiver Current	
Consumption	243
Relationship Between Device and SPI	
Clock Speed	
RTCC Calibration	
UART Baud Rate with BRGH = 0	
UART Baud Rate with BRGH = 1	
Errata	14

### F

46, 347
81
81
82
82
84
82
86

### G

Graphics Controller (GFX)	. 305
Graphics Controller Module (GFX)	. 305
Graphics Display Module	
Display Clock (GCLK) Source	. 324
Display Configuration	. 324
Memory Locations	. 324
Memory Requirements	. 324
Module Registers	. 306
Graphics Display Module (GFX)	. 305

### I

I/O Ports	
Analog Port Pins Configuration	158
Analog/Digital Function of an I/O Pin	158
Input Change Notification	163
Open-Drain Configuration	158
Parallel (PIO)	157
Peripheral Pin Select	164
Pull-ups and Pull-downs	163
Selectable Input Sources	165
l <sup>2</sup> C	
Clock Rates	225
Reserved Addresses	225
Setting Baud Rate as Bus Master	225
Slave Address Masking	225
Idle Mode	156
Input Capture	
32-Bit Mode	198
Operations	198
Synchronous and Trigger Modes	197
Input Capture with Dedicated Timers	197
Input Voltage Levels for Port or Pin	
Tolerated Description Input	158
Instruction Set	
Overview	365
Summary	363
Instruction-Based Power-Saving Modes	155, 156
Interfacing Program and Data Spaces	75
Inter-Integrated Circuit. See I <sup>2</sup> C.	223
Internet Address	405
Interrupt Vector Table (IVT)	93
Interrupts	
Control and Status Registers	
Implemented Vectors	95
Reset Sequence	
Setup and Service Procedures	140
Trap Vectors	
Vector Table	
J	
JTAG Interface	358