



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, LINbus, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	37
Program Memory Size	192KB (192K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	12K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc560p34l1beaby

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		• • •		
	Feature	SPC560P34 Full-featured	SPC560P40 Full-featured	
eDMA (enhance	ed direct memory access) channels	1	6	
FlexCAN (contro	oller area network)	1 ⁽¹⁾	2 ^{(1),(2)}	
Safety port		No	Yes (via second FlexCAN module)	
FCU (fault colle	ction unit)	Y	es	
CTU (cross trige	gering unit)	Yes	Yes	
eTimer		1 (16-bit, 6	S channels)	
FlexPWM (pulse	e-width modulation) channels	8 (capture capabity not supported)	8 (capture capability not supported)	
Analog-to-digita	l converter (ADC)	1 (10-bit, 1	6 channels)	
LINFlex		2 (1 × Master/Slave, 1 × Master only)	2 (1 × Master/Slave, 1 × Master only)	
DSPI (deserial s	serial peripheral interface)	2	3	
CRC (cyclic red	undancy check) unit	Y	es	
Junction temper	rature sensor	Ν	lo	
JTAG controller		Y	es	
Nexus port cont	roller (NPC)	Yes (Nexu	is Class 1)	
	Digital power supply ⁽³⁾	3.3 V or 5 V single supp	ly with external transistor	
Supply	Analog power supply	3.3 V or 5 V		
Supply	Internal RC oscillator	16	MHz	
	External crystal oscillator	4-40	MHz	
Packages		LQF	P64 P100	
Temperature	Standard ambient temperature	-40 to	125 °C	

Table 2. SPC560P34/SPC560P40 device comparison (continued)

1. Each FlexCAN module has 32 message buffers.

2. One FlexCAN module can act as a safety port with a bit rate as high as 8 Mbit/s at 64 MHz.

3. The different supply voltages vary according to the part number ordered.

SPC560P34/SPC560P40 is available in two configurations having different features: Full-featured and airbag. *Table 3* shows the main differences between the two versions of the SPC560P40 MCU.



Block	Function
Analog-to-digital converter (ADC)	Multi-channel, 10-bit analog-to-digital converter
Boot assist module (BAM)	Block of read-only memory containing VLE code which is executed according to the boot mode of the device
Clock generation module (MC_CGM)	Provides logic and control required for the generation of system and peripheral clocks
Controller area network (FlexCAN)	Supports the standard CAN communications protocol
Cross triggering unit (CTU)	Enables synchronization of ADC conversions with a timer event from the eMIOS or from the PIT
Crossbar switch (XBAR)	Supports simultaneous connections between two master ports and three slave ports; supports a 32-bit address bus width and a 32-bit data bus width
Cyclic redundancy check (CRC)	CRC checksum generator
Deserial serial peripheral interface (DSPI)	Provides a synchronous serial interface for communication with external devices
Enhanced direct memory access (eDMA)	Performs complex data transfers with minimal intervention from a host processor via "n" programmable channels
Enhanced timer (eTimer)	Provides enhanced programmable up/down modulo counting
Error correction status module (ECSM)	Provides a myriad of miscellaneous control functions for the device including program-visible information about configuration and revision levels, a reset status register, wakeup control for exiting sleep modes, and optional features such as information on memory errors reported by error-correcting codes
External oscillator (XOSC)	Provides an output clock used as input reference for FMPLL_0 or as reference clock for specific modules depending on system needs
Fault collection unit (FCU)	Provides functional safety to the device
Flash memory	Provides non-volatile storage for program code, constants and variables
Frequency-modulated phase- locked loop (FMPLL)	Generates high-speed system clocks and supports programmable frequency modulation
Interrupt controller (INTC)	Provides priority-based preemptive scheduling of interrupt requests
JTAG controller	Provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode
LINFlex controller	Manages a high number of LIN (Local Interconnect Network protocol) messages efficiently with a minimum of CPU load
Mode entry module (MC_ME)	Provides a mechanism for controlling the device operational mode and mode transition sequences in all functional states; also manages the power control unit, reset generation module and clock generation module, and holds the configuration, control and status registers accessible for applications
Periodic interrupt timer (PIT)	Produces periodic interrupts and triggers
Peripheral bridge (PBRIDGE)	Is the interface between the system bus and on-chip peripherals
Power control unit (MC_PCU)	Reduces the overall power consumption by disconnecting parts of the device from the power supply via a power switching device; device components are grouped into sections called "power domains" which are controlled by the PCU

 Table 4.
 SPC560P34/SPC560P40 series block summary



The flash memory module provides the following features:

- As much as 320 KB flash memory
 - 6 blocks (32 KB + 2×16 KB + 32 KB + 32 KB + 128 KB) code flash memory
 - 4 blocks (16 KB + 16 KB + 16 KB + 16 KB) data flash memory
 - Full Read-While-Write (RWW) capability between code flash memory and data flash memory
- Four 128-bit wide prefetch buffers to provide single cycle in-line accesses (prefetch buffers can be configured to prefetch code or data or both)
- Typical flash memory access time: no wait-state for buffer hits, 2 wait-states for page buffer miss at 64 MHz
- Hardware managed flash memory writes handled by 32-bit RISC Krypton engine
- Hardware and software configurable read and write access protections on a per-master basis
- Configurable access timing allowing use in a wide range of system frequencies
- Multiple-mapping support and mapping-based block access timing (up to 31 additional cycles) allowing use for emulation of other memory types
- Software programmable block program/erase restriction control
- Erase of selected block(s)
- Read page sizes
 - Code flash memory: 128 bits (4 words)
 - Data flash memory: 32 bits (1 word)
- ECC with single-bit correction, double-bit detection for data integrity
 - Code flash memory: 64-bit ECC
 - Data flash memory: 32-bit ECC
- Embedded hardware program and erase algorithm
- Erase suspend and program abort
- Censorship protection scheme to prevent flash memory content visibility
- Hardware support for EEPROM emulation

1.5.5 Static random access memory (SRAM)

The SPC560P34/SPC560P40 SRAM module provides up to 20 KB of general-purpose memory.

The SRAM module provides the following features:

- Supports read/write accesses mapped to the SRAM from any master
- Up to 20 KB general purpose SRAM
- Supports byte (8-bit), half word (16-bit), and word (32-bit) writes for optimal use of memory
- Typical SRAM access time: no wait-state for reads and 32-bit writes; 1 wait-state for 8and 16-bit writes if back-to-back with a read to same memory block



1.5.6 Interrupt controller (INTC)

The interrupt controller (INTC) provides priority-based preemptive scheduling of interrupt requests, suitable for statically scheduled hard real-time systems. The INTC handles 128 selectable-priority interrupt sources.

For high-priority interrupt requests, the time from the assertion of the interrupt request by the peripheral to the execution of the interrupt service routine (ISR) by the processor has been minimized. The INTC provides a unique vector for each interrupt request source for quick determination of which ISR has to be executed. It also provides a wide number of priorities so that lower priority ISRs do not delay the execution of higher priority ISRs. To allow the appropriate priorities for each source of interrupt request, the priority of each interrupt request is software configurable.

When multiple tasks share a resource, coherent accesses to that resource need to be supported. The INTC supports the priority ceiling protocol (PCP) for coherent accesses. By providing a modifiable priority mask, the priority can be raised temporarily so that all tasks which share the same resource can not preempt each other.

The INTC provides the following features:

- Unique 9-bit vector for each separate interrupt source
- 8 software triggerable interrupt sources
- 16 priority levels with fixed hardware arbitration within priority levels for each interrupt source
- Ability to modify the ISR or task priority: modifying the priority can be used to implement the priority ceiling protocol for accessing shared resources.
- 1 external high priority interrupt (NMI) directly accessing the main core and I/O processor (IOP) critical interrupt mechanism

1.5.7 System status and configuration module (SSCM)

The system status and configuration module (SSCM) provides central device functionality.

The SSCM includes these features:

- System configuration and status
 - Memory sizes/status
 - Device mode and security status
 - Determine boot vector
 - Search code flash for bootable sector
 - DMA status
- Debug status port enable and selection
- Bus and peripheral abort enable/disable



The RC oscillator provides these features:

- Nominal frequency 16 MHz
- ±5% variation over voltage and temperature after process trim
- Clock output of the RC oscillator serves as system clock source in case loss of lock or loss of clock is detected by the PLL
- RC oscillator is used as the default system clock during startup

1.5.12 **Periodic interrupt timer (PIT)**

The PIT module implements these features:

- 4 general-purpose interrupt timers
- 32-bit counter resolution
- Clocked by system clock frequency
- Each channel usable as trigger for a DMA request

1.5.13 System timer module (STM)

The STM implements these features:

- One 32-bit up counter with 8-bit prescaler
- Four 32-bit compare channels
- Independent interrupt source for each channel
- Counter can be stopped in debug mode

1.5.14 Software watchdog timer (SWT)

The SWT has the following features:

- 32-bit time-out register to set the time-out period
- Programmable selection of window mode or regular servicing
- Programmable selection of reset or interrupt on an initial time-out
- Master access protection
- Hard and soft configuration lock bits
- Reset configuration inputs allow timer to be enabled out of reset

1.5.15 Fault collection unit (FCU)

The FCU provides an independent fault reporting mechanism even if the CPU is malfunctioning.

The FCU module has the following features:

- FCU status register reporting the device status
- Continuous monitoring of critical fault signals
- User selection of critical signals from different fault sources inside the device
- Critical fault events trigger 2 external pins (user selected signal protocol) that can be used externally to reset the device and/or other circuitry (for example, a safety relay)
- Faults are latched into a register



1.5.22 Serial communication interface module (LINFlex)

The LINFlex (local interconnect network flexible) on the SPC560P34/SPC560P40 features the following:

- Supports LIN Master mode (both instances), LIN Slave mode (only one instance) and UART mode
- LIN state machine compliant to LIN1.3, 2.0 and 2.1 specifications
- Handles LIN frame transmission and reception without CPU intervention
- LIN features
 - Autonomous LIN frame handling
 - Message buffer to store Identifier and up to 8 data bytes
 - Supports message length of up to 64 bytes
 - Detection and flagging of LIN errors (sync field, delimiter, ID parity, bit framing, checksum, and time-out)
 - Classic or extended checksum calculation
 - Configurable Break duration of up to 36-bit times
 - Programmable baud rate prescalers (13-bit mantissa, 4-bit fractional)
 - Diagnostic features: Loop back; Self Test; LIN bus stuck dominant detection
 - Interrupt-driven operation with 16 interrupt sources
- LIN slave mode features:
 - Autonomous LIN header handling
 - Autonomous LIN response handling
 - Optional discarding of irrelevant LIN responses using ID filter
- UART mode:
 - Full-duplex operation
 - Standard non return-to-zero (NRZ) mark/space format
 - Data buffers with 4-byte receive, 4-byte transmit
 - Configurable word length (8-bit or 9-bit words)
 - Error detection and flagging
 - Parity, Noise and Framing errors
 - Interrupt-driven operation with four interrupt sources
 - Separate transmitter and receiver CPU interrupt sources
 - 16-bit programmable baud-rate modulus counter and 16-bit fractional
 - 2 receiver wake-up methods



1.5.31 On-chip voltage regulator (VREG)

The on-chip voltage regulator module provides the following features:

- Uses external NPN (negative-positive-negative) transistor
- Regulates external 3.3 V/5.0 V down to 1.2 V for the core logic
- Low voltage detection on the internal 1.2 V and I/O voltage 3.3 V



2 Package pinouts and signal descriptions

2.1 Package pinouts

The LQFP pinouts are shown in the following figures. For pin signal descriptions, please refer to *Table 7*.



Figure 2. 64-pin LQFP pinout – Full featured configuration (top view)



2.2.3 Pin multiplexing

Table 7 defines the pin list and muxing for the SPC560P34/SPC560P40 devices.

Each row of *Table 7* shows all the possible ways of configuring each pin, via alternate functions. The default function assigned to each pin after reset is the ALTO function.

SPC560P34/SPC560P40 devices provide three main I/O pad types, depending on the associated functions:

- *Slow pads* are the most common, providing a compromise between transition time and low electromagnetic emission.
- *Medium pads* provide fast enough transition for serial communication channels with controlled current to reduce electromagnetic emission.
- *Fast pads* provide maximum speed. They are used for improved NEXUS debugging capability.

Medium and Fast pads can use slow configuration to reduce electromagnetic emission, at the cost of reducing AC performance. For more information, see "Pad AC Specifications" in the device datasheet.

Port	PCR	Alternate	Functions	Poriphoral ⁽³⁾	l/O diroc	Pad sp	Pad speed ⁽⁵⁾ Pin		Pin
pin	register	function ^{(1),(2)}	Functions	I/O direc- tion ⁽⁴⁾ Pad system<(5)	100-pin				
				Port A (16-bit)					
		ALT0	GPIO[0]	SIUL	I/O				
		ALT1	ETC[0]	eTimer_0	I/O				
A[0]	PCR[0]	ALT2	SCK	DSPI_2	I/O	Slow	Medium	—	51
		ALT3	F[0]	FCU_0	0				
		—	EIRQ[0]	SIUL	Ι				
		ALT0	GPIO[1]	SIUL	I/O				
		ALT1	ETC[1]	eTimer_0	I/O			64-pin — — 41	
A[1]	PCR[1]	ALT2	SOUT	DSPI_2	0	Slow	Medium		52
		ALT3	F[1]	FCU_0	0				
		—	EIRQ[1]	SIUL	Ι				
		ALT0	GPIO[2]	SIUL	I/O				
		ALT1	ETC[2]	eTimer_0	I/O			64-pin 64-pin	
		ALT2	—	_	—				
A[2]	PCR[2]	ALT3	A[3]	FlexPWM_0	0	Slow	Medium		57
		—	SIN	DSPI_2	I				
		—	ABS[0]	MC_RGM	I				
		—	EIRQ[2]	SIUL	I			41	
		ALT0	GPIO[3]	SIUL	I/O				
		ALT1	ETC[3]	eTimer_0	I/O				
121		ALT2	CS0	DSPI_2	I/O	Slow	Modium	11	64
A[3]	F0R[3]	ALT3	B[3]	FlexPWM_0	0	300	Medium	41	04
		—	ABS[1]	MC_RGM	I			- 41	
		—	EIRQ[3]	SIUL	Ι				

Talala	-	D:	!
lable	1.	Pin n	nuxing



Port	PCR	Alternate	-	D (3)	I/O	Pad sp	beed ⁽⁵⁾	Pin	
pin	register	function ^{(1),(2)}	Functions	Peripheral	direc- tion ⁽⁴⁾	SRC = 0	SRC = 1	64-pin	100-pin
D[11]	PCR[59]	ALTO ALT1 ALT2 ALT3	GPIO[59] B[0] —	SIUL FlexPWM_0 —	I/O O —	Slow	Medium	_	54
D[12]	PCR[60]	ALTO ALT1 ALT2 ALT3 —	GPIO[60] X[1] — — RXD	SIUL FlexPWM_0 — LIN_1	I/O O — — I	Slow	Medium	45	70
D[13]	PCR[61]	ALTO ALT1 ALT2 ALT3	GPIO[61] A[1] — —	SIUL FlexPWM_0 —	I/O O —	Slow	Medium	44	67
D[14]	PCR[62]	ALTO ALT1 ALT2 ALT3	GPIO[62] B[1] — —	SIUL FlexPWM_0 —	I/O O —	Slow	Medium	46	73
D[15]	PCR[63]	ALT0 ALT1 ALT2 ALT3 — —	GPIO[63] — — AN[10] emu. AN[4]	SIUL — — ADC_0 emu. ADC_1 ⁽⁶⁾	Input only	_	l	I	41
				Port E (16-bit)					
E[1]	PCR[65]	ALT0 ALT1 ALT2 ALT3 —	GPIO[65] — — — AN[4]	SIUL — — — ADC_0	Input only	_	_	18	27
E[2]	PCR[66]	ALT0 ALT1 ALT2 ALT3 —	GPIO[66] — — — AN[5]	SIUL — — — ADC_0	Input only	_	Ι	23	32
E[3]	PCR[67]	ALTO ALT1 ALT2 ALT3 —	GPIO[67] — — — AN[6]	SIUL — — — ADC_0	Input only		_	30	42

Table 7.Pin muxing (continued)



3.3 Absolute maximum ratings

Quanta d			a			
Symbol		Parameter	Conditions	Min	Max ⁽²⁾	Unit
V _{SS}	S R	Device ground	—	0	0	V
V _{DD_HV_IOx} ⁽³⁾	S R	3.3 V/5.0 V input/output supply voltage (supply). Code flash memory supply with $V_{DD_HV_IO3}$ and data flash memory with $V_{DD_HV_IO2}$	_	-0.3	6.0	V
V _{SS_HV_IOx}	S R	3.3 V/5.0 V input/output supply voltage (ground). Code flash memory ground with $V_{SS_HV_IO3}$ and data flash memory with $V_{SS_HV_IO2}$	_	-0.1	0.1	V
	9	2.2.V/5.0.V crystal oscillator amplifier	—	-0.3	6.0	
V _{DD_HV_OSC}	R	supply voltage (supply)	Relative to V _{DD_HV_IOx}	-0.3	$V_{DD_HV_IOx} + 0.3$	V
V _{SS_HV_OSC}	S R	3.3 V/5.0 V crystal oscillator amplifier supply voltage (ground)	—	-0.1	0.1	V
	s	3.3 V/5.0 V ADC_0 supply and high-	V _{DD_HV_REG} < 2.7 V	-0.3	$V_{DD_{HV_{REG}}} + 0.3$	V
VDD_HV_ADC0	R	reference voltage	V _{DD_HV_REG} > 2.7 V	-0.3	6.0	V
V _{SS_HV_ADC0}	S R	3.3 V/5.0 V ADC_0 ground and low- reference voltage	_	-0.1	0.1	V
	9	3 3 V/5 0 V voltage-regulator supply	—	-0.3	6.0	
V _{DD_HV_REG}	R	voltage	Relative to V _{DD_HV_IOx}	-0.3	$V_{DD_HV_IOx} + 0.3$	V
TV _{DD}	S R	Slope characteristics on all V_{DD} during power up ⁽⁴⁾ with respect to ground (V_{SS})	_	3.0 ⁽⁵⁾	500 x 10 ³ (0.5 [V/μs])	V/s
V _{DD_LV_CORx}	C C	1.2 V supply pins for core logic (supply)	_	-0.1	1.5	V
V _{SS_LV_CORx}	S R	1.2 V supply pins for core logic (ground)	_	-0.1	0.1	V
	9	Voltage on any nin with respect to	ValueValueMinMax(2)Xe ground—00/5.0 V input/output supply ge (supply). If ash memory supply with HV_JO2 and data flash memory $VD_D_HV_JO2$ —-0.36.0/5.0 V input/output supply ge (ground). fifash memory ground with HV_JO3 and data flash memory VS_5, HV_JO2 —-0.10.1/5.0 V orystal oscillator amplifier y voltage (supply)—-0.36.0/5.0 V crystal oscillator amplifier y voltage (ground)—-0.10.1/5.0 V ADC_0 supply and high- ance voltageVDD_HV_REG $2.7 V$ -0.3VDD_HV_REG + 0.3/5.0 V ADC_0 ground and low- ance voltage—-0.10.1/5.0 V VDL_0 ground and low- ance voltage—-0.36.0/5.0 V voltage-regulator supply ge power up(4) with respect to d(VS_S)—-0.30.0/5.0 V voltage-regulator supply ge power up(4) with respect to d(VS_S)—-0.30.0/5.0 V poltage-regulator supply ge power up(4) with respect to d(VS_S)—-0.11.5/5.0 V poltage-regulator supply ge power up(4) with respect to d(VS_S)—-0.30.0/5.0 V poltage-regulator supply ge power up(6) with respect to d(VS_S_HV_IOX)—-0.10.1/5.0 V poltage-regulator supply ge power up(6) with respect to d(VS_S_HV_IOX)—-0.3VDD_HV_REG (S.0 V ADC_O)/5.0 V poltage-regulator supply ge on any pin with respect to d(VS_S_HV_IOX)—-0.3VDD_HV_REG 			
V _{IN}	R	ground (V _{SS_HV_IOx})	Relative to V _{DD_HV_IOx}	-0.3	$V_{DD_HV_IOx} + 0.3$	V
I _{INJPAD}	S R	Input current on any pin during overload condition	_	-10	10	mA

Table 9. Absolute maximum ratings⁽¹⁾



Part	Manufacturer	Approved derivatives ⁽¹⁾
BC817	Infineon	BC817-16; BC817-25; BC817SU
6017	NXP	BC817-16; BC817-25
	ST	BCP56-16
BCD56	Infineon	BCP56-10; BCP56-16
DCF 30	ON Semi	BCP56-10
	NXP	BCP56-10; BCP56-16

1. For automotive applications please check with the appropriate transistor vendor for automotive grade certification

Table 16.	Voltage regulator electrical characteristics
-----------	--

Symbol		~	Deremeter	Conditions	Value			Unit
Symbol		C	Parameter	Conditions	Min	Тур	Max	Unit
V _{DD_LV_REGCOR}	с с	Ρ	Output voltage under maximum load run supply current configuration	Post-trimming	1.15	_	1.32	V
C _{DEC1}	$V_{DD_LV_REGCOR} \begin{bmatrix} C \\ C \end{bmatrix} P \begin{bmatrix} Outp \\ maxi \\ curre \end{bmatrix}$ $C_{DEC1} \begin{bmatrix} S \\ R \end{bmatrix} - \begin{bmatrix} Exter \\ cerar \end{bmatrix}$ $R_{REG} \begin{bmatrix} S \\ R \end{bmatrix} - \begin{bmatrix} Rest \\ all th \end{bmatrix}$		External decoupling/stability ceramic capacitor	BJT from <i>Table 15</i> . Three capacitors (i.e. X7R or X8R capacitors) with nominal value of 10 μF	19.5	30	_	μF
				BJT BC817, one capacitance of 22 μ F	14.3	22	_	μF
R _{REG}	S R	_	Resulting ESR of either one or all three C_{DEC1}	of 22 µF 14.3 22 a or Absolute maximum value between 100 kHz and — — 10 MHz		45	mΩ	
C _{DEC2}	S R	_	External decoupling/stability ceramic capacitor	10 MHz Four capacitances (i.e. X7R or X8R capacitors) with nominal value of 440 nF		176 0	_	nF
C _{DEC3}	S R	_	External decoupling/stability ceramic capacitor on VDD_HV_REG	Cupling/stability citor on G G C C Dupling/stability citor on G C CDEC1 C Chree capacitors (i.e. X7R or X8R capacitors) with nominal value of 10 μF; C _{DEC3} has to be equal or greater than C _{DEC1}		30	_	μF
L _{Reg}	S R	—	Resulting ESL of $V_{DD_HV_REG}$ BCTRL and $V_{DD_LV_CORx}$ pins	—	_	_	5	nH





3.10.2 DC electrical characteristics (5 V)

Table 19 gives the DC electrical characteristics at 5 V (4.5 V < $V_{DD_HV_IOx}$ < 5.5 V, NVUSRO[PAD3V5V] = 0).

Symbol	<u> </u>	Deremeter	Conditions	Va	Unit	
Symbol	C	Parameter	Conditions	Min	Мах	Unit
V	D		—	-0.4 ⁽¹⁾	—	V
۷IL	Ρ	Low level input voltage	—	—	0.35 V _{DD_HV_IOx}	V
	Ρ		_	$0.65 V_{\text{DD}_{\text{HV}_{\text{IOx}}}}$	—	V
V _{IH}	D	High level input voltage	_	_	$V_{DD_HV_{(1)}} + 0.4$	V
V _{HYS}	Т	Schmitt trigger hysteresis	_	0.1 V _{DD_HV_IOx}	_	V
V _{OL_S}	Ρ	Slow, low level output voltage	I _{OL} = 3 mA	_	0.1 V _{DD_HV_IOx}	V
V _{OH_S}	Ρ	Slow, high level output voltage	I _{OH} = -3 mA	0.8 V _{DD_HV_IOx}	—	V
V _{OL_M}	Ρ	Medium, low level output voltage	I _{OL} = 3 mA	_	$0.1 V_{DD_HV_IOx}$	V
V _{OH_M}	Ρ	Medium, high level output voltage	I _{OH} = -3 mA	0.8 V _{DD_HV_IOx}	_	V
V _{OL_F}	Р	Fast, low level output voltage	I _{OL} = 14 mA	_	0.1 V _{DD_HV_IOx}	V
V _{OH_F}	Ρ	Fast, high level output voltage	I _{OH} = -14 mA	0.8 V _{DD_HV_IOx}	_	V
I-	P	Equivalent pull-up current	$V_{IN} = V_{IL}$	-130		
PU	I		$V_{IN} = V_{IH}$	_	-10	μΛ
	P	Equivalent pull-down current	$V_{IN} = V_{IL}$	10	—	ıιΔ
PD			$V_{IN} = V_{IH}$		130	μΛ
I _{IL}	Ρ	Input leakage current (all bidirectional ports)	$T_{A} = -40$ to 125 °C	-1	1	μA
I _{IL}	Ρ	Input leakage current (all ADC input-only ports)	$T_{A} = -40$ to 125 °C	-0.5	0.5	μA
C _{IN}	D	Input capacitance			10	pF

Table 19. DC electrical characteristics (5.0 V, NVUSRO[PAD3V5V] = 0)

1. "SR" parameter values must not exceed the absolute maximum ratings shown in Table 9.



3.10.3 DC electrical characteristics (3.3 V)

Table 21 gives the DC electrical characteristics at 3.3 V ($3.0 \text{ V} < \text{V}_{\text{DD}_{\text{HV}_{\text{IOx}}}} < 3.6 \text{ V}$, NVUSRO[PAD3V5V] = 1); see *Figure 14*.

Symbol	~	Poromotor	Conditions	Va	Unit						
Symbol	C	Falameter	Conditions	Min	Мах	Unit					
V	D	Low lovel input veltage	—	-0.4 ⁽²⁾	—	V					
۷IL	Ρ	Low level input voltage	_	—	0.35 V _{DD_HV_IOx}	V					
V	Ρ	High level input voltage	—	$0.65 V_{\text{DD}_{\text{HV}}\text{IOx}}$	—	V					
VIН	D	High level input voltage	_	—	$V_{\text{DD}_\text{HV}_\text{IOx}} + 0.4^{(2)}$	V					
V _{HYS}	Т	Schmitt trigger hysteresis	_	0.1 V _{DD_HV_IOx}	_	V					
V _{OL_S}	Ρ	Slow, low level output voltage	I _{OL} = 1.5 mA	_	0.5	V					
V _{OH_S}	Ρ	Slow, high level output voltage	I _{OH} = -1.5 mA	$V_{DD_HV_IOx} - 0.8$	—	V					
V_{OL_M}	Ρ	Medium, low level output voltage	$I_{OL} = 2 \text{ mA}$	_	0.5	V					
V _{OH_M}	Ρ	Medium, high level output voltage	$I_{OH} = -2 \text{ mA}$	$V_{DD_HV_IOx} - 0.8$	_	V					
V_{OL_F}	Ρ	Fast, low level output voltage	I _{OL} = 11 mA	—	0.5	V					
V _{OH_F}	Ρ	Fast, high level output voltage	I _{OH} = -11 mA	$V_{DD_HV_IOx} - 0.8$	—	V					
la.	Ρ	Fouivalent pull-up current	$V_{IN} = V_{IL}$	–130	—						
ΡŪ		ľ		$V_{IN} = V_{IH}$		-10	μΛ				
laa	Ρ	P Equivalent pull-down current	$V_{IN} = V_{IL}$	10	—						
PD		1		1					$V_{IN} = V_{IH}$	—	130
IIL	Ρ	Input leakage current (all bidirectional ports)	$T_A = -40$ to 125 °C	_	1	μA					
I _{IL}	Р	Input leakage current (all ADC input-only ports)	$T_{A} = -40$ to 125 °C		0.5	μA					
C _{IN}	D Input capacitance				10	pF					

Table 21. DC electrical characteristics $(3.3 \text{ V}, \text{NVUSRO}[\text{PAD3V5V}] = 1)^{(1)}$

1. These specifications are design targets and subject to change per device characterization.

2. "SR" parameter values must not exceed the absolute maximum ratings shown in *Table 9*.



3.13 16 MHz RC oscillator electrical characteristics

Table 29.	16 MHz RC oscillator electrical characteristics

Symbol	C	Baramotor	Conditions	Value			Unit
Symbol	C	raiameter	Conditions	Min	Тур	Мах	Onit
f _{RC}	Ρ	RC oscillator frequency	T _A = 25 °C	—	16		MHz
$\Delta_{ m RCMVAR}$	Ρ	Fast internal RC oscillator variation over temperature and supply with respect to f_{RC} at $T_A = 25$ °C in high-frequency configuration	_	-5	_	5	%

3.14 Analog-to-digital converter (ADC) electrical characteristics

The device provides a 10-bit Successive Approximation Register (SAR) analog-to-digital converter.



Figure 15. ADC characteristics and error definitions

Doc ID 16100 Rev 7



In particular two different transient periods can be distinguished:

• A first and quick charge transfer from the internal capacitance C_{P1} and C_{P2} to the sampling capacitance C_S occurs (C_S is supposed initially completely discharged): considering a worst case (since the time constant in reality would be faster) in which C_{P2} is reported in parallel to C_{P1} (call $C_P = C_{P1} + C_{P2}$), the two capacitances C_P and C_S are in series, and the time constant is

Equation 5

$$\tau_1 = (R_{SW} + R_{AD}) \bullet \frac{C_P \bullet C_S}{C_P + C_S}$$

Equation 5 can again be simplified considering only C_S as an additional worst condition. In reality, the transient is faster, but the A/D converter circuitry has been designed to be robust also in the very worst case: the sampling time T_S is always much longer than the internal time constant:

Equation 6

$$t_1 < (R_{SW} + R_{AD}) \bullet C_S \ll T_S$$

The charge of C_{P1} and C_{P2} is redistributed also on C_S , determining a new value of the voltage V_{A1} on the capacitance according to *Equation 7*:

Equation 7

$$V_{A1} \bullet (C_{S} + C_{P1} + C_{P2}) = V_{A} \bullet (C_{P1} + C_{P2})$$

A second charge transfer involves also C_F (that is typically bigger than the on-chip capacitance) through the resistance R_L: again considering the worst case in which C_{P2} and C_S were in parallel to C_{P1} (since the time constant in reality would be faster), the time constant is:

Equation 8

$$\tau_2 < R_L \bullet (C_S + C_{P1} + C_{P2})$$

In this case, the time constant depends on the external circuit: in particular imposing that the transient is completed well before the end of sampling time T_S , a constraints on R_L sizing is obtained:

Equation 9

$$8.5 \bullet \tau_2 = 8.5 \bullet R_L \bullet (C_S + C_{P1} + C_{P2}) < T_S$$

Of course, R_L shall be sized also according to the current limitation constraints, in combination with R_S (source impedance) and R_F (filter resistance). Being C_F definitively bigger than C_{P1}, C_{P2} and C_S, then the final voltage V_{A2} (at the end of the charge transfer transient) will be much higher than V_{A1}. *Equation 10* must be respected (charge balance assuming now C_S already charged at V_{A1}):

Equation 10

$$V_{A2} \bullet (C_S + C_{P1} + C_{P2} + C_F) = V_A \bullet C_F + V_{A1} \bullet (C_{P1} + C_{P2} + C_S)$$





Figure 24. JTAG boundary scan timing

3.17.3 Nexus timing

Table 39.	Nexus	debug	port	timing	(1))
-----------	-------	-------	------	--------	-----	---

No	Symbol		^	Parameter		Unit		
NO.				Falameter	Min	Тур	Max	Sint
1	t _{TCYC} CC		D	TCK cycle time	4 ⁽²⁾	—	—	t _{CYC}
2	t _{NTDIS}	СС	D	TDI data setup time	5			ns
	t _{NTMSS}	СС	D	TMS data setup time	5			ns
3	t _{NTDIH}	СС	D	TDI data hold time	25	_		ns
	t _{NTMSH}	СС	D	TMS data hold time	25	_		ns
4	t _{TDOV} CC D TCK low to TDO data valid		10	_	20	ns		
5	t _{TDOI}	CC	D	TCK low to TDO data invalid	—	—		ns

1. All Nexus timing relative to MCKO is measured from 50% of MCKO and 50% of the respective signal.

2. Lower frequency is required to be fully compliant to standard.





Figure 30. DSPI classic SPI timing – Master, CPHA = 1

Figure 31. DSPI classic SPI timing – Slave, CPHA = 0



57

4.2.2 LQFP64 mechanical outline drawing



Figure 39. LQFP64 package mechanical drawing

Table 43.	LQFP64	package	mechanical	data

	Dimensions							
Symbol		mm		inches ⁽¹⁾				
	Min	Тур	Мах	Min	Тур	Мах		
А	—	—	1.6	—	—	0.063		
A1	0.05	—	0.15	0.002	—	0.0059		
A2	1.35	1.4	1.45	0.0531	0.0551	0.0571		
b	0.17	0.22	0.27	0.0067	0.0087	0.0106		
С	0.09	—	0.2	0.0035	—	0.0079		
D	11.8	12	12.2	0.4646	0.4724	0.4803		
D1	9.8	10	10.2	0.3858	0.3937	0.4016		
D3	—	7.5	—	—	0.2953	—		
E	11.8	12	12.2	0.4646	0.4724	0.4803		
E1	9.8	10	10.2	0.3858	0.3937	0.4016		
E3	—	7.5	—	—	0.2953	—		
е	—	0.5	—	—	0.0197	—		
L	0.45	0.6	0.75	0.0177	0.0236	0.0295		
L1	—	1	—	—	0.0394	—		



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



Doc ID 16100 Rev 7