



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, LINbus, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	37
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc560p40l1beaay

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		1.5.29	Cyclic redundancy check (CRC)27
		1.5.30	IEEE 1149.1 JTAG controller
		1.5.31	On-chip voltage regulator (VREG)
2	Packa	age pine	outs and signal descriptions
	2.1	Packag	e pinouts
	2.2	Pin des	cription
		2.2.1	Power supply and reference voltage pins
		2.2.2	System pins
		2.2.3	Pin multiplexing
3	Elect	rical cha	aracteristics
	3.1	Introduc	ction
	3.2	Parame	eter classification
	3.3	Absolut	e maximum ratings 46
	3.4	Recom	mended operating conditions
	3.5	Therma	Il characteristics
		3.5.1	Package thermal characteristics
		3.5.2	General notes for specifications at maximum junction temperature 52
	3.6	Electror	magnetic interference (EMI) characteristics
	3.7	Electros	static discharge (ESD) characteristics
	3.8	Power r	management electrical characteristics
		3.8.1	Voltage regulator electrical characteristics
		3.8.2	Voltage monitor electrical characteristics
	3.9	Power u	up/down sequencing
	3.10	DC elec	ctrical characteristics
		3.10.1	NVUSRO register
		3.10.2	DC electrical characteristics (5 V)60
		3.10.3	DC electrical characteristics (3.3 V)
		3.10.4	Input DC electrical characteristics definition
		3.10.5	I/O pad current specification64
	3.11	Main os	scillator electrical characteristics 65
	3.12	FMPLL	electrical characteristics
	3.13	16 MHz	RC oscillator electrical characteristics
	3.14	Analog-	to-digital converter (ADC) electrical characteristics



		3.14.1	Input impedance and ADC accuracy69
		3.14.2	ADC conversion characteristics
	3.15	Flash r	nemory electrical characteristics
		3.15.1	Program/Erase characteristics74
		3.15.2	Flash memory power supply DC characteristics
		3.15.3	Start-up/Switch-off timings76
	3.16	AC spe	cifications
		3.16.1	Pad AC specifications
	3.17	AC tim	ing characteristics
		3.17.1	RESET pin characteristics
		3.17.2	IEEE 1149.1 interface timing80
		3.17.3	Nexus timing
		3.17.4	External interrupt timing (IRQ pin)84
		3.17.5	DSPI timing
4	Pack	age cha	aracteristics
	4.1	ECOP/	ACK®
	4.2	Packag	ge mechanical data
		4.2.1	LQFP100 mechanical outline drawing
		4.2.2	LQFP64 mechanical outline drawing94
5	Orde	ering inf	ormation
Appen	dix A 🛛 A	bbrevia	ations
Revisio	on histo	ry	



		• • •				
	Feature	SPC560P34 Full-featured	SPC560P40 Full-featured			
eDMA (enhance	ed direct memory access) channels	1	6			
FlexCAN (contro	oller area network)	1 <sup>(1)</sup>	2 <sup>(1),(2)</sup>			
Safety port		No	Yes (via second FlexCAN module)			
FCU (fault colle	ction unit)	Y	es			
CTU (cross trige	gering unit)	Yes	Yes			
eTimer		1 (16-bit, 6	S channels)			
FlexPWM (pulse	e-width modulation) channels	8 (capture capabity not supported)	8 (capture capability not supported)			
Analog-to-digita	l converter (ADC)	1 (10-bit, 16 channels)				
LINFlex		2 (1 × Master/Slave, 1 × Master only)	2 (1 × Master/Slave, 1 × Master only)			
DSPI (deserial s	serial peripheral interface)	2	3			
CRC (cyclic red	undancy check) unit	Yes				
Junction temper	rature sensor	Ν	No			
JTAG controller		Y	es			
Nexus port cont	roller (NPC)	Yes (Nexu	is Class 1)			
	Digital power supply <sup>(3)</sup>	3.3 V or 5 V single supp	ly with external transistor			
Supply	Analog power supply	3.3 V	or 5 V			
Supply	Internal RC oscillator	16	MHz			
	External crystal oscillator	4–40	MHz			
Packages		LQF	P64 P100			
Temperature	Standard ambient temperature	-40 to	125 °C			

#### Table 2. SPC560P34/SPC560P40 device comparison (continued)

1. Each FlexCAN module has 32 message buffers.

2. One FlexCAN module can act as a safety port with a bit rate as high as 8 Mbit/s at 64 MHz.

3. The different supply voltages vary according to the part number ordered.

SPC560P34/SPC560P40 is available in two configurations having different features: Full-featured and airbag. *Table 3* shows the main differences between the two versions of the SPC560P40 MCU.



The RC oscillator provides these features:

- Nominal frequency 16 MHz
- ±5% variation over voltage and temperature after process trim
- Clock output of the RC oscillator serves as system clock source in case loss of lock or loss of clock is detected by the PLL
- RC oscillator is used as the default system clock during startup

#### 1.5.12 **Periodic interrupt timer (PIT)**

The PIT module implements these features:

- 4 general-purpose interrupt timers
- 32-bit counter resolution
- Clocked by system clock frequency
- Each channel usable as trigger for a DMA request

#### 1.5.13 System timer module (STM)

The STM implements these features:

- One 32-bit up counter with 8-bit prescaler
- Four 32-bit compare channels
- Independent interrupt source for each channel
- Counter can be stopped in debug mode

#### 1.5.14 Software watchdog timer (SWT)

The SWT has the following features:

- 32-bit time-out register to set the time-out period
- Programmable selection of window mode or regular servicing
- Programmable selection of reset or interrupt on an initial time-out
- Master access protection
- Hard and soft configuration lock bits
- Reset configuration inputs allow timer to be enabled out of reset

#### 1.5.15 Fault collection unit (FCU)

The FCU provides an independent fault reporting mechanism even if the CPU is malfunctioning.

The FCU module has the following features:

- FCU status register reporting the device status
- Continuous monitoring of critical fault signals
- User selection of critical signals from different fault sources inside the device
- Critical fault events trigger 2 external pins (user selected signal protocol) that can be used externally to reset the device and/or other circuitry (for example, a safety relay)
- Faults are latched into a register



### 1.5.16 System integration unit – Lite (SIUL)

The SPC560P34/SPC560P40 SIUL controls MCU pad configuration, external interrupt, general purpose I/O (GPIO), and internal peripheral multiplexing.

The pad configuration block controls the static electrical characteristics of I/O pins. The GPIO block provides uniform and discrete input/output control of the I/O pins of the MCU.

The SIUL provides the following features:

- Centralized general purpose input output (GPIO) control of up to 49 input/output pins and 16 analog input-only pads (package dependent)
- All GPIO pins can be independently configured to support pull-up, pull-down, or no pull
- Reading and writing to GPIO supported both as individual pins and 16-bit wide ports
- All peripheral pins, except ADC channels, can be alternatively configured as both general purpose input or output pins
- ADC channels support alternative configuration as general purpose inputs
- Direct readback of the pin value is supported on all pins through the SIUL
- Configurable digital input filter that can be applied to some general purpose input pins for noise elimination
- Up to 4 internal functions can be multiplexed onto 1 pin

### 1.5.17 Boot and censorship

Different booting modes are available in the SPC560P34/SPC560P40: booting from internal flash memory and booting via a serial link.

The default booting scheme uses the internal flash memory (an internal pull-down resistor is used to select this mode). Optionally, the user can boot via FlexCAN or LINFlex (using the boot assist module software).

A censorship scheme is provided to protect the content of the flash memory and offer increased security for the entire device.

A password mechanism is designed to grant the legitimate user access to the non-volatile memory.

#### Boot assist module (BAM)

The BAM is a block of read-only memory that is programmed once and is identical for all SPC560Pxx devices that are based on the e200z0h core. The BAM program is executed every time the device is powered on if the alternate boot mode has been selected by the user.

The BAM provides the following features:

- Serial bootloading via FlexCAN or LINFlex
- Ability to accept a password via the used serial communication channel to grant the legitimate user access to the non-volatile memory

### 1.5.18 Error correction status module (ECSM)

The ECSM provides a myriad of miscellaneous control functions regarding program-visible information about the platform configuration and revision levels, a reset status register, a software watchdog timer, wakeup control for exiting sleep modes, and information on



### 1.5.22 Serial communication interface module (LINFlex)

The LINFlex (local interconnect network flexible) on the SPC560P34/SPC560P40 features the following:

- Supports LIN Master mode (both instances), LIN Slave mode (only one instance) and UART mode
- LIN state machine compliant to LIN1.3, 2.0 and 2.1 specifications
- Handles LIN frame transmission and reception without CPU intervention
- LIN features
  - Autonomous LIN frame handling
  - Message buffer to store Identifier and up to 8 data bytes
  - Supports message length of up to 64 bytes
  - Detection and flagging of LIN errors (sync field, delimiter, ID parity, bit framing, checksum, and time-out)
  - Classic or extended checksum calculation
  - Configurable Break duration of up to 36-bit times
  - Programmable baud rate prescalers (13-bit mantissa, 4-bit fractional)
  - Diagnostic features: Loop back; Self Test; LIN bus stuck dominant detection
  - Interrupt-driven operation with 16 interrupt sources
- LIN slave mode features:
  - Autonomous LIN header handling
  - Autonomous LIN response handling
  - Optional discarding of irrelevant LIN responses using ID filter
- UART mode:
  - Full-duplex operation
  - Standard non return-to-zero (NRZ) mark/space format
  - Data buffers with 4-byte receive, 4-byte transmit
  - Configurable word length (8-bit or 9-bit words)
  - Error detection and flagging
  - Parity, Noise and Framing errors
  - Interrupt-driven operation with four interrupt sources
  - Separate transmitter and receiver CPU interrupt sources
  - 16-bit programmable baud-rate modulus counter and 16-bit fractional
  - 2 receiver wake-up methods



The development support provided includes access to the MCU's internal memory map and access to the processor's internal registers.

The NDI provides the following features:

- Configured via the IEEE 1149.1
- All Nexus port pins operate at V<sub>DDIO</sub> (no dedicated power supply)
- Nexus Class 1 supports Static debug

#### 1.5.29 Cyclic redundancy check (CRC)

The CRC computing unit is dedicated to the computation of CRC off-loading the CPU. The CRC module features:

- Support for CRC-16-CCITT (*x*25 protocol):
  - $x^{16} + x^{12} + x^5 + 1$
- Support for CRC-32 (Ethernet protocol): -  $x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x + 1$
- Zero wait states for each write/read operations to the CRC\_CFG and CRC\_INP registers at the maximum frequency

### 1.5.30 IEEE 1149.1 JTAG controller

The JTAG controller (JTAGC) block provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode. All data input to and output from the JTAGC block is communicated in serial format. The JTAGC block is compliant with the IEEE standard.

The JTAG controller provides the following features:

- IEEE test access port (TAP) interface 4 pins (TDI, TMS, TCK, TDO)
- Selectable modes of operation include JTAGC/debug or normal system operation.
- 5-bit instruction register that supports the following IEEE 1149.1-2001 defined instructions:
  - BYPASS
  - IDCODE
  - EXTEST
  - SAMPLE
  - SAMPLE/PRELOAD
- 5-bit instruction register that supports the additional following public instructions:
  - ACCESS\_AUX\_TAP\_NPC
  - ACCESS\_AUX\_TAP\_ONCE
- 3 test data registers:
  - Bypass register
  - Boundary scan register (size parameterized to support a variety of boundary scan chain lengths)
  - Device identification register
- TAP controller state machine that controls the operation of the data registers, instruction register and associated circuitry



Port	PCR	Alternate	Frankland	Danimika mal(3)	I/O	Pad sp	beed <sup>(5)</sup>	P	Pin
pin	register	function <sup>(1),(2)</sup>	Functions	Peripheral	tion <sup>(4)</sup>	SRC = 0	SRC = 1	64-pin	100-pin
		ALT0	GPIO[11]	SIUL	I/O				
		ALT1	SCK	DSPI_2	I/O				1
A[11]	PCR[11]	ALT2	A[0]	FlexPWM_0	0	Slow	Medium	53	82
		ALT3	A[2]	FlexPWM_0	0				
		—	EIRQ[10]	SIUL	Ι				
		ALT0	GPIO[12]	SIUL	I/O				
		ALT1	SOUT	DSPI_2	0				
A[12]	PCR[12]	ALT2	A[2]	FlexPWM_0	0	Slow	Medium	54	83
		ALT3	B[2]	FlexPWM_0	0				
		—	EIRQ[11]	SIUL	Ι				
		ALT0	GPIO[13]	SIUL	I/O				
		ALT1	—	_	—				
		ALT2	B[2]	FlexPWM_0	0		Slow Medium	61	
A[13]	PCR[13]	ALT3	—	—	—	Slow			95
		—	SIN	DSPI_2	I				
		—	FAULT[0]	FlexPWM_0	I				
		—	EIRQ[12]	SIUL	I				
		ALT0	GPIO[14]	SIUL	I/O				
		ALT1	TXD	Safety Port_0	0				
A[14]	PCR[14]	ALT2	—	_	—	Slow	Medium	63	99
		ALT3	—	_	—				
		—	EIRQ[13]	SIUL	I				
		ALT0	GPIO[15]	SIUL	I/O				
		ALT1	—	_	—				
Δ[15]	PCR[15]	ALT2	—	_	—	Slow	Medium	64	100
7[13]		ALT3	—	_	—	01000	Wealum	04	100
		—	RXD	Safety Port_0	I				
		—	EIRQ[14]	SIUL	I				
				Port B (16-bit)					
		ALT0	GPIO[16]	SIUL	I/O				
		ALT1	TXD	FlexCAN_0	0				
B[0]	PCR[16]	ALT2	—	—	—	Slow	Medium	49	76
		ALT3	DEBUG[0]	SSCM	—				
		—	EIRQ[15]	SIUL	I				
		ALT0	GPIO[17]	SIUL	I/O				
		ALT1	—	—	—				77
D[4]		ALT2	—	—	—	Slow	Modium	50	
נוןט	Γυτιι	ALT3	DEBUG[1]	SSCM	—	300	wealum	50	11
		_	RXD	FlexCAN_0	I				
	—	EIRQ[16]	SIUL	I					

Table 7.Pin muxing (continued)



Port	PCR	Alternate	-	<b>D</b> (3)	I/O	Pad sp	beed <sup>(5)</sup>	P	Pin
pin	register	function <sup>(1),(2)</sup>	Functions	Peripheral	direc- tion <sup>(4)</sup>	SRC = 0	SRC = 1	64-pin	100-pin
D[11]	PCR[59]	ALTO ALT1 ALT2 ALT3	GPIO[59] B[0] —	SIUL FlexPWM_0 —	I/O O 	Slow	Medium	_	54
D[12]	PCR[60]	ALTO ALT1 ALT2 ALT3 —	GPIO[60] X[1] — — RXD	SIUL FlexPWM_0 — LIN_1	I/O O — — I	Slow	Medium	45	70
D[13]	PCR[61]	ALTO ALT1 ALT2 ALT3	GPIO[61] A[1] — —	SIUL FlexPWM_0 —	I/O O —	Slow	Medium	44	67
D[14]	PCR[62]	ALTO ALT1 ALT2 ALT3	GPIO[62] B[1] — —	SIUL FlexPWM_0 —	I/O O —	Slow	Medium	46	73
D[15]	PCR[63]	ALT0 ALT1 ALT2 ALT3 — —	GPIO[63] — — AN[10] emu. AN[4]	SIUL — — ADC_0 emu. ADC_1 <sup>(6)</sup>	Input only	_	l	I	41
				Port E (16-bit)					
E[1]	PCR[65]	ALT0 ALT1 ALT2 ALT3 —	GPIO[65] — — — AN[4]	SIUL — — — ADC_0	Input only	_	_	18	27
E[2]	PCR[66]	ALT0 ALT1 ALT2 ALT3 —	GPIO[66] — — — AN[5]	SIUL — — — ADC_0	Input only	_	Ι	23	32
E[3]	PCR[67]	ALTO ALT1 ALT2 ALT3 —	GPIO[67] — — — AN[6]	SIUL — — — ADC_0	Input only		_	30	42

Table 7.Pin muxing (continued)



#### Equation 2: $R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$

where:

 $R_{\theta JA}$  = junction-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$  = junction-to-case thermal resistance (°C/W)

 $R_{\theta CA}$  = case-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$  is device related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance,  $R_{\theta CA}$ . For instance, the user can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device.

To determine the junction temperature of the device in the application when heat sinks are not used, the Thermal Characterization Parameter ( $\Psi_{JT}$ ) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using *Equation 3*:

#### Equation 3: $T_J = T_T + (\Psi_{JT} \times P_D)$

where:

 $T_T$  = thermocouple temperature on top of the package (°C)

 $\Psi_{JT}$  = thermal characterization parameter (°C/W)

 $P_D$  = power dissipation in the package (W)

The thermal characterization parameter is measured per JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

References:

- Semiconductor Equipment and Materials International 3081 Zanker Road San Jose, CA 95134U.S.A. (408) 943-6900
- MIL-SPEC and EIA/JESD (JEDEC) specifications are available from Global Engineering Documents at (800) 854-7179 or (303) 397-7956.
- JEDEC specifications are available on the WEB at http://www.jedec.org.
- C.E. Triplett and B. Joiner, An Experimental Characterization of a 272 PBGA Within an Automotive Engine Controller Module, Proceedings of SemiTherm, San Diego, 1998, pp. 47–54.
- G. Kromann, S. Shidore, and S. Addison, *Thermal Modeling of a PBGA for Air-Cooled Applications*, Electronic Packaging and Production, pp. 53–58, March 1998.
- B. Joiner and V. Adams, *Measurement and Simulation of Junction to Board Thermal Resistance and Its Application in Thermal Modeling*, Proceedings of SemiTherm, San Diego, 1999, pp. 212–220.



# 3.6 Electromagnetic interference (EMI) characteristics

Symbol	Parameter	Conditions	Clocks	Frequency	Level (Typ)	Unit		
			f <sub>OSC</sub> = 8 MHz	150 kHz–150 MHz	11	dBµ		
		V = 5.0 V; T = 25 °C	$f_{CPU} = 64 \text{ MHz}$	150–1000 MHz	13	V		
		modulation	modulation	IEC level	М	—		
		Other device configuration, test conditions and EM testing	f <sub>OSC</sub> = 8 MHz	150 kHz–150 MHz	8	dBµ		
		per standard IEC61967-2 $f_{CPU} = 64 \text{ MHz}$	per standard IEC61967-2	per standard IEC61967-2	$f_{CPU} = 64 \text{ MHz}$	150–1000 MHz	12	V
	Radiated		modulation	IEC level	N	—		
YEME	emissions		f <sub>OSC</sub> = 8 MHz	150 kHz–150 MHz	9	dBµ		
		Vpp = 3.3 V: T <sub>4</sub> = 25 °C	f <sub>CPU</sub> = 64 MHz	150–1000 MHz	12	V		
		$\begin{array}{l} \text{No PLL frequency} \\ \text{modulation} \\ \text{Other device configuration,} \\ \text{test conditions and EM testing} \\ \text{per standard IEC61967-2} \\ \end{array}$	modulation	IEC level	М	_		
			150 kHz–150 MHz	7	dBµ			
			per standard IEC61967-2		150–1000 MHz	12	V	
			±4% PLL frequency modulation	IEC level	N	_		

#### Table 13. EMI testing specifications

# 3.7 Electrostatic discharge (ESD) characteristics

#### Table 14.ESD ratings(1),(2)

Symbol		Parameter	Conditions	Value	Unit
V <sub>ESD(HBM)</sub>	S R	Electrostatic discharge (Human Body Model)	—	2000	V
	s	Electrostatic discharge (Charged Device Model)		750 (corners)	V
VESD(CDM)	R	Electrostatic discharge (Charged Device Model)	_	500 (other)	v

1. All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

2. A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

# 3.8 **Power management electrical characteristics**

### 3.8.1 Voltage regulator electrical characteristics

The internal voltage regulator requires an external NPN ballast, approved ballast list availbale in *Table 15*, to be connected as shown in *Figure 10*. Capacitances should be placed on the board as near as possible to the associated pins. Care should also be taken to limit the serial inductance of the  $V_{DD_HV_REG}$ , BCTRL and  $V_{DD_LV_CORx}$  pins to less than  $L_{Reg}$ . (refer to *Table 16*).



#### 3.8.2 Voltage monitor electrical characteristics

The device implements a power on reset module to ensure correct power-up initialization, as well as three low voltage detectors to monitor the  $V_{DD}$  and the  $V_{DD_LV}$  voltage while device is supplied:

- POR monitors V<sub>DD</sub> during the power-up phase to ensure device is maintained in a safe reset state
- LVDHV3 monitors V<sub>DD</sub> to ensure device reset below minimum functional supply
- LVDHV5 monitors  $V_{DD}$  when application uses device in the 5.0 V ± 10% range
- LVDLVCOR monitors low voltage digital power domain

Symbol	~	Baramatar	Conditions(1)	Val	Unit	
Symbol	C	Parameter	Conditions.	Min	Max	Unit
V <sub>PORH</sub>	Т	Power-on reset threshold	—	1.5	2.7	V
V <sub>PORUP</sub>	Р	Supply for functional POR module	T <sub>A</sub> = 25 °C	1.0	_	V
V <sub>REGLVDMOK_H</sub>	Р	Regulator low voltage detector high threshold	—	_	2.95	V
V <sub>REGLVDMOK_L</sub>	Ρ	Regulator low voltage detector low threshold	—	2.6	_	V
V <sub>FLLVDMOK_H</sub>	Ρ	Flash low voltage detector high threshold	—	—	2.95	V
V <sub>FLLVDMOK_L</sub>	Р	Flash low voltage detector low threshold	—	2.6	_	V
V <sub>IOLVDMOK_H</sub>	Ρ	I/O low voltage detector high threshold	—	_	2.95	V
V <sub>IOLVDMOK_L</sub>	Ρ	I/O low voltage detector low threshold	—	2.6	_	V
V <sub>IOLVDM5OK_H</sub>	Ρ	I/O 5 V low voltage detector high threshold	—	—	4.4	V
V <sub>IOLVDM5OK_L</sub>	V <sub>IOLVDM5OK_L</sub> P I/O 5 V low voltage detector low threshold		—	3.8	_	V
V <sub>MLVDDOK_H</sub>	Ρ	Digital supply low voltage detector high	—	—	1.145	V
V <sub>MLVDDOK_L</sub>	Ρ	Digital supply low voltage detector low	—	1.08	—	V

#### Table 17. Low voltage monitor electrical characteristics

1.  $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$ ,  $T_A = -40 \text{ °C}$  to  $T_{A \text{ MAX}}$ , unless otherwise specified

# 3.9 Power up/down sequencing

To prevent an overstress event or a malfunction within and outside the device, the SPC560P34/SPC560P40 implements the following sequence to ensure each module is started only when all conditions for switching it ON are available:

- A POWER\_ON module working on voltage regulator supply controls the correct startup of the regulator. This is a key module ensuring safe configuration for all voltage regulator functionality when supply is below 1.5 V. Associated POWER\_ON (or POR) signal is active low.
- Several low voltage detectors, working on voltage regulator supply monitor the voltage of the critical modules (voltage regulator, I/Os, flash memory and low voltage domain). LVDs are gated low when POWER\_ON is active.
- A POWER\_OK signal is generated when all critical supplies monitored by the LVD are available. This signal is active high and released to all modules including I/Os, flash



## 3.10.2 DC electrical characteristics (5 V)

Table 19 gives the DC electrical characteristics at 5 V (4.5 V <  $V_{DD_HV_IOx}$  < 5.5 V, NVUSRO[PAD3V5V] = 0).

Symbol	<u> </u>	Deremeter	Conditions	Va	l Init	
Symbol	C	Parameter	Conditions	Min	Мах	Unit
V	D		—	-0.4 <sup>(1)</sup>	—	V
۷IL	Ρ	Low level input voltage	—	—	0.35 V <sub>DD_HV_IOx</sub>	V
	Ρ		_	$0.65 V_{\text{DD}_{\text{HV}_{\text{IOx}}}}$	—	V
V <sub>IH</sub>	D	High level input voltage	_	_	$V_{DD_HV_{(1)}} + 0.4$	V
V <sub>HYS</sub>	Т	Schmitt trigger hysteresis	_	0.1 V <sub>DD_HV_IOx</sub>	_	V
V <sub>OL_S</sub>	Ρ	Slow, low level output voltage	I <sub>OL</sub> = 3 mA	_	0.1 V <sub>DD_HV_IOx</sub>	V
V <sub>OH_S</sub>	Ρ	Slow, high level output voltage	I <sub>OH</sub> = -3 mA	$0.8 V_{DD_HV_IOx}$	—	V
V <sub>OL_M</sub>	Ρ	Medium, low level output voltage	I <sub>OL</sub> = 3 mA	_	0.1 V <sub>DD_HV_IOx</sub>	V
V <sub>OH_M</sub>	Ρ	Medium, high level output voltage	I <sub>OH</sub> = -3 mA	0.8 V <sub>DD_HV_IOx</sub>	_	V
V <sub>OL_F</sub>	Р	Fast, low level output voltage	I <sub>OL</sub> = 14 mA	_	0.1 V <sub>DD_HV_IOx</sub>	V
V <sub>OH_F</sub>	Ρ	Fast, high level output voltage	I <sub>OH</sub> = -14 mA	0.8 V <sub>DD_HV_IOx</sub>	_	V
<b>I-</b>	P	Equivalent pull-up current	$V_{IN} = V_{IL}$	-130		
PU	I		$V_{IN} = V_{IH}$	_	-10	μΛ
	P	Equivalent pull-down current	$V_{IN} = V_{IL}$	10	—	ıιΔ
PD			$V_{IN} = V_{IH}$		130	μΛ
I <sub>IL</sub>	Ρ	Input leakage current (all bidirectional ports)	$T_{A} = -40$ to 125 °C	; _1 1		μA
I <sub>IL</sub>	Ρ	Input leakage current (all ADC input-only ports)	$T_{A} = -40$ to 125 °C	-0.5	0.5	μA
C <sub>IN</sub>	D	Input capacitance			10	pF

Table 19. DC electrical characteristics (5.0 V, NVUSRO[PAD3V5V] = 0)

1. "SR" parameter values must not exceed the absolute maximum ratings shown in Table 9.



### 3.10.3 DC electrical characteristics (3.3 V)

Table 21 gives the DC electrical characteristics at 3.3 V ( $3.0 \text{ V} < \text{V}_{\text{DD}_{\text{HV}_{\text{IOx}}}} < 3.6 \text{ V}$ , NVUSRO[PAD3V5V] = 1); see *Figure 14*.

Symbol		Poromotor	Conditions	Value			
Symbol		Farameter	Conditions	Min	Max	Unit	
V	D	Low lovel input veltage	—	-0.4 <sup>(2)</sup>	—	V	
۷IL	Ρ	Low level input voltage	_	—	0.35 V <sub>DD_HV_IOx</sub>	V	
Ver	Ρ	High level input voltage	_	$0.65 V_{\text{DD}_{\text{HV}}\text{IOx}}$	—	V	
VIH	D	Thigh level input voltage		_	$V_{DD_HV_IOx}$ + 0.4 <sup>(2)</sup>	V	
V <sub>HYS</sub>	Т	Schmitt trigger hysteresis	—	$0.1 V_{DD_HV_IOx}$	—	V	
V <sub>OL_S</sub>	Ρ	Slow, low level output voltage	l <sub>OL</sub> = 1.5 mA		0.5	V	
V <sub>OH_S</sub>	Ρ	Slow, high level output voltage	I <sub>OH</sub> = -1.5 mA	$V_{DD_HV_IOx} - 0.8$	_	V	
$V_{OL_M}$	Ρ	Medium, low level output voltage	I <sub>OL</sub> = 2 mA	—	0.5	V	
V <sub>OH_M</sub>	Ρ	Medium, high level output voltage	I <sub>OH</sub> = -2 mA	$V_{DD\_HV\_IOx} - 0.8$	—	V	
$V_{OL_F}$	Ρ	Fast, low level output voltage	I <sub>OL</sub> = 11 mA		0.5	V	
V <sub>OH_F</sub>	Ρ	Fast, high level output voltage	I <sub>OH</sub> = -11 mA	$V_{DD\_HV\_IOx} - 0.8$	—	V	
lau.	Р	Equivalent pull-up current	$V_{IN} = V_{IL}$	–130	—		
ΡŪ	Ľ		$V_{IN} = V_{IH}$		-10	μΛ	
laa	Р	Equivalent pull-down current	$V_{IN} = V_{IL}$	10	—		
PD			$V_{IN} = V_{IH}$	—	130	μΛ	
I <sub>IL</sub>	Ρ	Input leakage current (all bidirectional ports) $T_A = -40$ to 125 °C —		1	μA		
I <sub>IL</sub>	Ρ	Input leakage current (all ADC input-only ports)	$T_{A} = -40$ to 125 °C		0.5	μA	
C <sub>IN</sub>	D	Input capacitance			10	pF	

Table 21. DC electrical characteristics  $(3.3 \text{ V}, \text{NVUSRO}[\text{PAD3V5V}] = 1)^{(1)}$ 

1. These specifications are design targets and subject to change per device characterization.

2. "SR" parameter values must not exceed the absolute maximum ratings shown in *Table 9*.



- 4. During the sampling time the input capacitance C<sub>S</sub> can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t<sub>s</sub>. After the end of the sampling time t<sub>s</sub>, changes of the analog input voltage have no effect on the conversion result. Values for the sample clock t<sub>s</sub> depend on programming.
- 5. This parameter includes the sampling time  $t_s$ .
- 6. 20 MHz ADC clock. Specific prescaler is programmed on MC\_PLL\_CLK to provide 20 MHz clock to the ADC.
- 7. See Figure 16.

# 3.15 Flash memory electrical characteristics

### 3.15.1 Program/Erase characteristics

#### Table 31. Program and erase specifications

			Value				
Symbol	С	Parameter		Typ <sup>(1)</sup>	Initial Max <sup>(2)</sup>	Max <sup>(3)</sup>	Unit
T <sub>wprogram</sub>	Ρ	Word Program Time for data flash memory <sup>(4)</sup>		30	70	500	μs
T <sub>dwprogram</sub>	Ρ	Double Word Program Time for code flash memory $^{(4)}$		22	50	500	μs
т	Ρ	Bank Program (256 KB) <sup>(4)(5)</sup>		0.73	0.83	17.5	s
BKPRG	Ρ	Bank Program (64 KB) <sup>(4)(5)</sup>		0.49	1.2	4.1	S
т	D	16 KB Block Pre-program and Erase Time for code flash memory		300	500	5000	ms
<sup>1</sup> 16kpperase	Р	16 KB Block Pre-program and Erase Time for data flash memory		700	800	5000	1115
T <sub>32kpperase</sub>	Ρ	32 KB Block Pre-program and Erase Time		400	600	5000	ms
T <sub>128kpperase</sub>	Ρ	128 KB Block Pre-program and Erase Time		800	1300	7500	ms
t <sub>ESRT</sub>	Ρ	Program and erase specifications <sup>(6)</sup>	10		_	_	ms

1. Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change pending device characterization.

2. Initial factory condition: < 100 program/erase cycles, 25 °C, typical supply voltage.

3. The maximum program and erase times occur after the specified number of program/erase cycles. These maximum values are characterized but not guaranteed.

4. Actual hardware programming times. This does not include software overhead.

5. Typical Bank programming time assumes that all cells are programmed in a single pulse. In reality some cells will require more than one pulse, adding a small overhead to total bank programming time (see "Initial Max" column).

6. Time between erase suspend resume and next erase suspend request.





Figure 23. JTAG test access port timing



Symbol	Dimensions						
	mm			inches <sup>(1)</sup>			
	Min	Тур	Мах	Min	Тур	Max	
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°	
ccc <sup>(2)</sup>	0.08			0.0031			

#### Table 43. LQFP64 package mechanical data (continued)

1. Values in inches are converted from millimeters (mm) and rounded to four decimal digits.

2. Tolerance



# 5 Ordering information



Figure 40. Commercial product code structure



Date	Revision	Changes		
21-May-2010	2 (continued)	<ul> <li>Updated the "DC electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 0)" section:</li> <li>Deleted all rows concerning RESET</li> <li>Deleted "I<sub>VPP</sub>" row</li> <li>Added the max value for C<sub>IN</sub></li> <li>Added the "I/O pad current specification" section</li> <li>Updated the Order codes table.</li> <li>Added "Appendix A"</li> </ul>		
23-Dec-2010	3	<ul> <li>Introduction section:</li> <li>Changed title (was "Overview")</li> <li>Updated contents</li> <li>"SPC560P34/SPC560P40 device comparison" table:</li> <li>Added sentence above table</li> <li>Removed "FlexRay" row</li> <li>"FlexCAN" row: removed link to footnote 2 for SPC560P34</li> <li>Updated "Safety port" row for SPC560P34</li> <li>Updated "DSPI" row for SPC560P34</li> <li>Updated "SPC560P34/SPC560P40 block diagram": added the following blocks: MC_CGM, MC_ME, MC_PCU, MC_RGM, CRC, and SSCM</li> <li>Added "SPC560P34/SPC560P40 block diagram": added the following blocks: MC_CGM, MC_ME, MC_PCU, MC_RGM, CRC, and SSCM</li> <li>Added "SPC560P34/SPC560P40 series block summary" table</li> <li>"Pin muxing" section: removed information on "Symmetric pads"</li> <li>"Electrical characteristics" section:</li> <li>Updated "Caution" note</li> <li>Demoted "NVUSRO register" section to subsection of "DC electrical characteristics" section</li> <li>"NVUSRO register" section: deleted "NVUSRO[WATCHDOG_EN] field description" section</li> <li>"NVUSRO register" section: deleted "NVUSRO[PAD3V5V] = 0)" table: removed <sub>VOL_SYM</sub>, and <sub>VOL_SYM</sub> rows</li> <li>"Supply current (5.0 V, NVUSRO[PAD3V5V] = 0)" table:</li> <li>IbD_LV_CORE, RUN—Maximum mode, 40/64 MHz: updated typ/max values</li> <li>IbD_D_CSC: updated max value</li> <li>Updated "DC electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 1)" table</li> <li>"Supply current (3.3 V, NVUSRO[PAD3V5V] = 1)" table:</li> <li>IbD_LV_CORE, RUN—Maximum mode, 40/64 MHz: updated typ/max values</li> <li>IbD_LV_CORE, RUN—Maximum mode, 40/64 MHz: updated typ/max values</li> <li>IbD_LV_CORE, RUN—Maximum mode, 40/64 MHz: updated typ/max values</li> <li>IbD_LV_CORE, RUN—Maximum mode, 40/64 MHz: updated typ</li></ul>		

 Table 45.
 Document revision history (continued)



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



Doc ID 16100 Rev 7