



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, LINbus, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	37
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc560p40l1beaby

List of tables

Table 1.	Device summary	1
Table 2.	SPC560P34/SPC560P40 device comparison	7
Table 3.	SPC560P40 device configuration differences	9
Table 4.	SPC560P34/SPC560P40 series block summary	
Table 5.	Supply pins	33
Table 6.	System pins	34
Table 7.	Pin muxing	35
Table 8.	Parameter classifications	45
Table 9.	Absolute maximum ratings	46
Table 10.	Recommended operating conditions (5.0 V)	48
Table 11.	Recommended operating conditions (3.3 V)	49
Table 12.	LQFP thermal characteristics	52
Table 13.	EMI testing specifications	54
Table 14.	ESD ratings,	54
Table 15.	Approved NPN ballast components	55
Table 16.	Voltage regulator electrical characteristics	56
Table 17.	Low voltage monitor electrical characteristics	
Table 18.	PAD3V5V field description	59
Table 19.	DC electrical characteristics (5.0 V, NVUSRO[PAD3V5V] = 0)	
Table 20.	Supply current (5.0 V, NVUSRO[PAD3V5V] = 0)	
Table 21.	DC electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 1)	
Table 22.	Supply current (3.3 V, NVUSRO[PAD3V5V] = 1)	
Table 23.	I/O supply segment	
Table 24.	I/O consumption	
Table 25.	Main oscillator output electrical characteristics (5.0 V, NVUSRO[PAD3V5V] = 0)	65
Table 26.	Main oscillator output electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 1)	
Table 27.	Input clock characteristics	66
Table 28.	FMPLL electrical characteristics	66
Table 29.	16 MHz RC oscillator electrical characteristics	
Table 30.	ADC conversion characteristics	
Table 31.	Program and erase specifications	
Table 32.	Flash memory module life	
Table 33.	Flash memory read access timing	
Table 34.	Flash memory power supply DC electrical characteristics	
Table 35.	Start-up time/Switch-off time	
Table 36.	Output pin transition times	
Table 37.	RESET electrical characteristics	
Table 38.	JTAG pin AC electrical characteristics	80
Table 39.	Nexus debug port timing	
Table 40.	External interrupt timing	
Table 41.	DSPI timing	
Table 42.	LQFP100 package mechanical data	
Table 43.	LQFP64 package mechanical data	
Table 44.	Abbreviations	97
Table 45	Document revision history	98



List of figures

Figure 1.	Block diagram (SPC560P40 full-featured configuration)	
Figure 2.	64-pin LQFP pinout – Full featured configuration (top view)	
Figure 3.	64-pin LQFP pinout – Airbag configuration (top view)	
Figure 4.	100-pin LQFP pinout – Full featured configuration (top view)	
Figure 5.	100-pin LQFP pinout – Airbag configuration (top view)	32
Figure 6.	Power supplies constraints ($-0.3 \text{ V} \le \text{V}_{DD_HV_IOx} \le 6.0 \text{ V}$)	47
Figure 7.	Independent ADC supply ($-0.3 \text{ V} \le \text{V}_{DD \text{ HV REG}} \le 6.0 \text{ V}$)	48
Figure 8.	Power supplies constraints (3.0 V \leq V _{DD_HV_IOx} \leq 5.5 V)	
Figure 9.	Independent ADC supply (3.0 V \leq V _{DD_HV_REG} \leq 5.5 V)	51
Figure 10.	Voltage regulator configuration	
Figure 11.	Power-up typical sequence	58
Figure 12.	Power-down typical sequence	
Figure 13.	Brown-out typical sequence	59
Figure 14.	Input DC electrical characteristics definition	
Figure 15.	ADC characteristics and error definitions	68
Figure 16.	Input equivalent circuit	
Figure 17.	Transient behavior during sampling phase	70
Figure 18.	Spectral representation of input signal	72
Figure 19.	Pad output delay	77
Figure 20.	Start-up reset requirements	78
Figure 21.	Noise filtering on reset signal	78
Figure 22.	JTAG test clock input timing	80
Figure 23.	JTAG test access port timing	81
Figure 24.	JTAG boundary scan timing	82
Figure 25.	Nexus output timing	83
Figure 26.	Nexus event trigger and test clock timing	83
Figure 27.	Nexus TDI, TMS, TDO timing	84
Figure 28.	External interrupt timing	
Figure 29.	DSPI classic SPI timing – Master, CPHA = 0	
Figure 30.	DSPI classic SPI timing – Master, CPHA = 1	
Figure 31.	DSPI classic SPI timing – Slave, CPHA = 0	
Figure 32.	DSPI classic SPI timing – Slave, CPHA = 1	
Figure 33.	DSPI modified transfer format timing – Master, CPHA = 0	
Figure 34.	DSPI modified transfer format timing – Master, CPHA = 1	
Figure 35.	DSPI modified transfer format timing – Slave, CPHA = 0	
Figure 36.	DSPI modified transfer format timing – Slave, CPHA = 1	
Figure 37.	DSPI PCS Strobe (PCSS) timing	
Figure 38.	LQFP100 package mechanical drawing	
Figure 39.	LQFP64 package mechanical drawing	
Figure 40.	Commercial product code structure	96

6/103 Doc ID 16100 Rev 7

Table 3. SPC560P40 device configuration differences

Feature	Config	uration
reature	Airbag	Full-featured
SRAM (with ECC)	16 KB	20 KB
FlexCAN (controller area network)	1	2
Safety port	No	Yes (via second FlexCAN module)
FlexPWM (pulse-width modulation) channels	No	8 (capture capability not supported)
CTU (cross triggering unit)	No	Yes

1.4 Block diagram

Figure 1 shows a top-level block diagram of the SPC560P34/SPC560P40 MCU. *Table 2* summarizes the functions of the blocks.

1.5.6 Interrupt controller (INTC)

The interrupt controller (INTC) provides priority-based preemptive scheduling of interrupt requests, suitable for statically scheduled hard real-time systems. The INTC handles 128 selectable-priority interrupt sources.

For high-priority interrupt requests, the time from the assertion of the interrupt request by the peripheral to the execution of the interrupt service routine (ISR) by the processor has been minimized. The INTC provides a unique vector for each interrupt request source for quick determination of which ISR has to be executed. It also provides a wide number of priorities so that lower priority ISRs do not delay the execution of higher priority ISRs. To allow the appropriate priorities for each source of interrupt request, the priority of each interrupt request is software configurable.

When multiple tasks share a resource, coherent accesses to that resource need to be supported. The INTC supports the priority ceiling protocol (PCP) for coherent accesses. By providing a modifiable priority mask, the priority can be raised temporarily so that all tasks which share the same resource can not preempt each other.

The INTC provides the following features:

- Unique 9-bit vector for each separate interrupt source
- 8 software triggerable interrupt sources
- 16 priority levels with fixed hardware arbitration within priority levels for each interrupt source
- Ability to modify the ISR or task priority: modifying the priority can be used to implement the priority ceiling protocol for accessing shared resources.
- 1 external high priority interrupt (NMI) directly accessing the main core and I/O processor (IOP) critical interrupt mechanism

1.5.7 System status and configuration module (SSCM)

The system status and configuration module (SSCM) provides central device functionality.

The SSCM includes these features:

- System configuration and status
 - Memory sizes/status
 - Device mode and security status
 - Determine boot vector
 - Search code flash for bootable sector
 - DMA status
- Debug status port enable and selection
- Bus and peripheral abort enable/disable

1.5.22 Serial communication interface module (LINFlex)

The LINFlex (local interconnect network flexible) on the SPC560P34/SPC560P40 features the following:

- Supports LIN Master mode (both instances), LIN Slave mode (only one instance) and UART mode
- LIN state machine compliant to LIN1.3, 2.0 and 2.1 specifications
- Handles LIN frame transmission and reception without CPU intervention
- LIN features
 - Autonomous LIN frame handling
 - Message buffer to store Identifier and up to 8 data bytes
 - Supports message length of up to 64 bytes
 - Detection and flagging of LIN errors (sync field, delimiter, ID parity, bit framing, checksum, and time-out)
 - Classic or extended checksum calculation
 - Configurable Break duration of up to 36-bit times
 - Programmable baud rate prescalers (13-bit mantissa, 4-bit fractional)
 - Diagnostic features: Loop back; Self Test; LIN bus stuck dominant detection
 - Interrupt-driven operation with 16 interrupt sources
- LIN slave mode features:
 - Autonomous LIN header handling
 - Autonomous LIN response handling
 - Optional discarding of irrelevant LIN responses using ID filter
- UART mode:
 - Full-duplex operation
 - Standard non return-to-zero (NRZ) mark/space format
 - Data buffers with 4-byte receive, 4-byte transmit
 - Configurable word length (8-bit or 9-bit words)
 - Error detection and flagging
 - Parity, Noise and Framing errors
 - Interrupt-driven operation with four interrupt sources
 - Separate transmitter and receiver CPU interrupt sources
 - 16-bit programmable baud-rate modulus counter and 16-bit fractional
 - 2 receiver wake-up methods

Table 7. Pin muxing (continued)

Port	PCR	Alternate	Functions	Peripheral ⁽³⁾	I/O direc-	Pad sp	peed ⁽⁵⁾	F	Pin	
pin	register	function ^{(1),(2)}	Functions	Peripheral	tion ⁽⁴⁾	SRC = 0	SRC = 1	64-pin	100-pin	
		ALT0	GPIO[68]	SIUL						
		ALT1	_	_						
E[4]	PCR[68]	ALT2		_	Input only	_	_	_	44	
		ALT3		_						
		_	AN[7]	ADC_0						
		ALT0	GPIO[69]	SIUL						
	PCR[69]		ALT1	_	_					
E[5]		ALT2	_	_	Input only	_	_	_	43	
		ALT3	_	_						
		_	AN[8]	ADC_0						
		ALT0	GPIO[70]	SIUL						
		ALT1	_	_						
E[6]	PCR[70]	ALT2		_	Input only	_	_	_	45	
		ALT3	_	_						
		_	AN[9]	ADC_0						
		ALT0	GPIO[71]	SIUL						
		ALT1	_	_						
E[7]	PCR[71]	ALT2	_	_	Input only	_	_	_	41	
		ALT3	_	_						
		_	AN[10]	ADC_0						

- 1. ALT0 is the primary (default) function for each port after reset.
- 2. Alternate functions are chosen by setting the values of the PCR.PA bitfields inside the SIU module. PCR.PA = 00 → ALT0; PCR.PA = 01 → ALT1; PCR.PA = 10 → ALT2; PCR.PA = 11 → ALT3. This is intended to select the output functions; to use one of the input functions, the PCR.IBE bit must be written to '1', regardless of the values selected in the PCR.PA bitfields. For this reason, the value corresponding to an input only function is reported as "—".
- 3. Module included on the MCU.
- 4. Multiple inputs are routed to all respective modules internally. The input of some modules must be configured by setting the values of the PSMIO.PADSELx bitfields inside the SIUL module.
- 5. Programmable via the SRC (Slew Rate Control) bits in the respective Pad Configuration Register.
- ADC0.AN emulates ADC1.AN. This feature is used to provide software compatibility between SPC560P34/SPC560P40 and SPC560P50. Refer to ADC chapter of reference manual for more details.

3.3 Absolute maximum ratings

Table 9. Absolute maximum ratings⁽¹⁾

0		Danier (au	0		Value	11!(
Symbol		Parameter	Conditions	Min	Max ⁽²⁾	Unit	
V _{SS}	S R	Device ground	_	0	0	V	
V _{DD_HV_IOx} ⁽³⁾	S R	3.3 V/5.0 V input/output supply voltage (supply). Code flash memory supply with VDD_HV_IO3 and data flash memory with VDD_HV_IO2	_	-0.3	6.0	V	
V _{SS_HV_IOx}	S R	3.3 V/5.0 V input/output supply voltage (ground). Code flash memory ground with V _{SS_HV_IO3} and data flash memory with V _{SS_HV_IO2}	_	-0.1	0.1	>	
	0	3.3 V/5.0 V crystal oscillator amplifier	_	-0.3	6.0		
V _{DD_HV_OSC} SR		supply voltage (supply)	Relative to V _{DD_HV_IOx}	-0.3	$V_{DD_HV_IOx} + 0.3$	V	
V _{SS_HV_OSC}	S R	3.3 V/5.0 V crystal oscillator amplifier supply voltage (ground)	_	-0.1	0.1	V	
V	S	3.3 V/5.0 V ADC_0 supply and high-	V _{DD_HV_REG} < 2.7 V	-0.3	V _{DD_HV_REG} + 0.3	V	
V _{DD_HV_ADC0}	R	reference voltage	V _{DD_HV_REG} > 2.7 V	-0.3	6.0	V	
V _{SS_HV_ADC0}	S R	3.3 V/5.0 V ADC_0 ground and low-reference voltage	_	-0.1	0.1	V	
	s	3.3 V/5.0 V voltage-regulator supply	_	-0.3	6.0		
$V_{DD_HV_REG}$	R	voltage	Relative to V _{DD_HV_IOx}	-0.3	$V_{DD_HV_IOx} + 0.3$	V	
TV_DD	S R	Slope characteristics on all V _{DD} during power up ⁽⁴⁾ with respect to ground (V _{SS})	_	3.0 ⁽⁵⁾	500 x 10 ³ (0.5 [V/μs])	V/s	
V _{DD_LV_CORx}	C C	1.2 V supply pins for core logic (supply)	_	-0.1	1.5	V	
V _{SS_LV_CORx}	S R	1.2 V supply pins for core logic (ground)	_	-0.1	0.1	V	
	s	Voltage on any pin with respect to	_	-0.3	6.0		
V _{IN}	R	ground (V _{SS_HV_IOx})	Relative to V _{DD_HV_IOx}	-0.3	V _{DD_HV_IOx} + 0.3	V	
I _{INJPAD}	S R	Input current on any pin during overload condition	_	-10	10	mA	

46/103 Doc ID 16100 Rev 7




Figure 8. Power supplies constraints (3.0 V \leq V_{DD_HV_IOx} \leq 5.5 V)

The SPC560P34/SPC560P40 supply architecture allows the ADC supply to be managed independently from the standard V_{DD_HV} supply. *Figure 9* shows the constraints of the ADC power supply.




Figure 9. Independent ADC supply (3.0 V \leq V_{DD HV REG} \leq 5.5 V)

Equation 2: $R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$

where:

 $R_{\theta,IA}$ = junction-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$ = junction-to-case thermal resistance (°C/W)

 $R_{\theta CA}$ = case-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$ is device related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance, $R_{\theta CA}$. For instance, the user can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device.

To determine the junction temperature of the device in the application when heat sinks are not used, the Thermal Characterization Parameter (Ψ_{JT}) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using *Equation 3*:

Equation 3: $T_J = T_T + (\Psi_{JT} \times P_D)$

where:

 T_T = thermocouple temperature on top of the package (°C)

Ψ_{JT} = thermal characterization parameter (°C/W)

 P_D = power dissipation in the package (W)

The thermal characterization parameter is measured per JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

References:

- Semiconductor Equipment and Materials International 3081 Zanker Road
 San Jose, CA 95134U.S.A.
 (408) 943-6900
- MIL-SPEC and EIA/JESD (JEDEC) specifications are available from Global Engineering Documents at (800) 854-7179 or (303) 397-7956.
- JEDEC specifications are available on the WEB at http://www.jedec.org.
- C.E. Triplett and B. Joiner, An Experimental Characterization of a 272 PBGA Within an Automotive Engine Controller Module, Proceedings of SemiTherm, San Diego, 1998, pp. 47–54.
- G. Kromann, S. Shidore, and S. Addison, Thermal Modeling of a PBGA for Air-Cooled Applications, Electronic Packaging and Production, pp. 53–58, March 1998.
- B. Joiner and V. Adams, Measurement and Simulation of Junction to Board Thermal Resistance and Its Application in Thermal Modeling, Proceedings of SemiTherm, San Diego, 1999, pp. 212–220.

3.8.2 Voltage monitor electrical characteristics

The device implements a power on reset module to ensure correct power-up initialization, as well as three low voltage detectors to monitor the V_{DD} and the V_{DD_LV} voltage while device is supplied:

- POR monitors V_{DD} during the power-up phase to ensure device is maintained in a safe reset state
- LVDHV3 monitors V_{DD} to ensure device reset below minimum functional supply
- \bullet LVDHV5 monitors V_{DD} when application uses device in the 5.0 V \pm 10% range
- LVDLVCOR monitors low voltage digital power domain

Table 17. Low voltage monitor electrical characteristics

Cumbal	С	Baramatar	Conditions ⁽¹⁾	Val	lue	Unit
Symbol		Parameter	Conditions	Min	Max	Unit
V _{PORH}	Т	Power-on reset threshold	_	1.5	2.7	V
V _{PORUP}	Р	Supply for functional POR module	T _A = 25 °C	1.0	_	V
V _{REGLVDMOK_H}	Р	Regulator low voltage detector high threshold	_	_	2.95	V
V _{REGLVDMOK_L}	Р	Regulator low voltage detector low threshold	_	2.6	_	V
V _{FLLVDMOK_H}	Р	Flash low voltage detector high threshold	_	_	2.95	V
V _{FLLVDMOK_L}	Р	Flash low voltage detector low threshold	_	2.6	_	V
V _{IOLVDMOK_H}	Р	I/O low voltage detector high threshold	_	_	2.95	V
V _{IOLVDMOK_L}	Р	I/O low voltage detector low threshold	_	2.6	_	V
V _{IOLVDM5OK_H}	Р	I/O 5 V low voltage detector high threshold	_	_	4.4	V
V _{IOLVDM5OK_L}	Р	I/O 5 V low voltage detector low threshold	_	3.8	_	V
V _{MLVDDOK_H}	Р	Digital supply low voltage detector high	_	_	1.145	V
V _{MLVDDOK_L}	Р	Digital supply low voltage detector low	_	1.08	—	V

^{1.} V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 °C to $T_{A~MAX}$, unless otherwise specified

3.9 Power up/down sequencing

To prevent an overstress event or a malfunction within and outside the device, the SPC560P34/SPC560P40 implements the following sequence to ensure each module is started only when all conditions for switching it ON are available:

- A POWER_ON module working on voltage regulator supply controls the correct startup of the regulator. This is a key module ensuring safe configuration for all voltage regulator functionality when supply is below 1.5 V. Associated POWER_ON (or POR) signal is active low.
- Several low voltage detectors, working on voltage regulator supply monitor the voltage
 of the critical modules (voltage regulator, I/Os, flash memory and low voltage domain).
 LVDs are gated low when POWER ON is active.
- A POWER_OK signal is generated when all critical supplies monitored by the LVD are available. This signal is active high and released to all modules including I/Os, flash

3.10.3 DC electrical characteristics (3.3 V)

Table 21 gives the DC electrical characteristics at 3.3 V (3.0 V < V_{DD_HV_IOX} < 3.6 V, NVUSRO[PAD3V5V] = 1); see *Figure 14*.

Table 21. DC electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 1) $^{(1)}$

Symbol	_	Parameter	Conditions	Va	alue	Unit
V _{IH}	C	Faranietei	Conditions	Min	Max	Ullit
V	D	Low lovel input voltage	_	$-0.4^{(2)}$	_	V
VIL	Р	Low level input voltage	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	0.35 V _{DD_HV_IOx}	V	
V	Р	High level input voltage	_	0.65 V _{DD_HV_IOx}	_	V
VIH	D	Tilgit level lilput voltage	_	_	$V_{DD_HV_IOx} + 0.4^{(2)}$	V
V_{HYS}	Т	Schmitt trigger hysteresis	_	0.1 V _{DD_HV_IOx}	_	V
V_{OL_S}	Р	Slow, low level output voltage	$I_{OL} = 1.5 \text{ mA}$	_	0.5	V
V_{OH_S}	Р	Slow, high level output voltage	$I_{OH} = -1.5 \text{ mA}$	$V_{DD_HV_IOx} - 0.8$	_	V
V_{OL_M}	Р	Medium, low level output voltage	I _{OL} = 2 mA	_	0.5	V
V _{OH_M}	Р	Medium, high level output voltage	$I_{OH} = -2 \text{ mA}$	$V_{DD_HV_IOx} - 0.8$	_	V
V_{OL_F}	Р	Fast, low level output voltage	I _{OL} = 11 mA	_	0.5	V
V_{OH_F}	Р	Fast, high level output voltage	$I_{OH} = -11 \text{ mA}$	$V_{DD_HV_IOx} - 0.8$	_	V
lou	Р	Fauivalent null-up current	$V_{IN} = V_{IL}$	-130	_	μA
PU	•	Equivalent pair up current	$V_{IN} = V_{IH}$	_	-10	μπ
loo	Р	Fauivalent null-down current	$V_{IN} = V_{IL}$	10	_	μA
יפט	•	Equivalent pail down carrent	$V_{IN} = V_{IH}$	_	130	μπ
I _{IL}	Р	Input leakage current (all bidirectional ports)	$T_A = -40 \text{ to } 125 \text{ °C}$	_	1	μΑ
I _{IL}	Р	Input leakage current (all ADC input-only ports)	$T_A = -40 \text{ to } 125 \text{ °C}$	_	0.5	μA
C _{IN}	D	Input capacitance	_	_	10	pF

^{1.} These specifications are design targets and subject to change per device characterization.

^{2. &}quot;SR" parameter values must not exceed the absolute maximum ratings shown in Table 9.

70

65

mΑ

Value Conditions⁽¹⁾ **Symbol** C **Parameter** Unit Min Тур Max $C_1 = 25 pF, 40 MHz$ 22 $V_{DD} = 5.0 \text{ V} \pm 10\%,$ $C_1 = 25 pF, 64 MHz$ 33 PAD3V5V = 0Root medium square $C_1 = 100 \text{ pF}, 40 \text{ MHz}$ 56 С I/O current for FAST mΑ I_{RMSFST} С $C_1 = 25 \text{ pF}, 40 \text{ MHz}$ 14 configuration $V_{DD} = 3.3 \text{ V} \pm 10\%,$ $C_1 = 25 \text{ pF}, 64 \text{ MHz}$ 20 PAD3V5V = 1 $C_1 = 100 \text{ pF}, 40 \text{ MHz}$ 35

 $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$

 $V_{DD} = 3.3 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1$

Table 24. I/O consumption (continued)

SD

R

IAVGSEG

Sum of all the static

I/O current within a

supply segment

3.11 Main oscillator electrical characteristics

The SPC560P34/SPC560P40 provides an oscillator/resonator driver.

Table 25. Main oscillator output electrical characteristics (5.0 V, NVUSRO[PAD3V5V] = 0)

Symb	۵l	С	Parameter	Conditions	Va	lue	Unit										
Syllib	Oi	J	Farameter	6.5 25 mA/\	Oilit												
fosc	SR	—	Oscillator frequency		4	40	MHz										
g _m	_	Р	Transconductance		6.5	25	mA/V										
Vosc	_	Т	Oscillation amplitude on XTAL pin		1	_	V										
toscsu	_	Т	Start-up time ^{(1),(2)}		8	_	ms										
	- cc								Т	4 MHz	5	30					
		Т		8 MHz	5	26											
		СС	СС	CC-	СС	СС	00	00	00	00	00	Т	XTAL load capacitance ⁽³⁾	12 MHz	5	23	nf
CL							Т	TAL load capacitatice	16 MHz	5	19	рі					
		Т		20 MHz	5	16											
		Т		40 MHz	5	8											

^{1.} The start-up time is dependent upon crystal characteristics, board leakage, etc. High ESR and excessive capacitive loads can cause long start-up time.

^{1.} V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified

^{2.} Stated maximum values represent peak consumption that lasts only a few ns during I/O transition.

^{2.} Value captured when amplitude reaches 90% of XTAL

^{3.} This value is determined by the crystal manufacturer and board design. For 4 MHz to 40 MHz crystals specified for this oscillator, load capacitors should not exceed these limits.

Table 28. FMPLL electrical characteristics (continued)

Symbol	С	Po	ramatar	Conditions ⁽¹⁾	Va	lue	Unit			
Symbol		Parameter		Conditions	Min	Max	O.I.I.			
f _{FREE}	Р	Free-running frequ	uency	Measured using clock division—typically /16	20	150	MHz			
t _{CYC}	D	System clock perio	od	_	_	1 / f _{SYS}	ns			
f _{LORL}	D	Loss of reference	frequency window ⁽³⁾	Lower limit	1.6	3.7	MHz			
f _{LORH}	D	Loss of ference	nequency window.	Upper limit	24	56	IVII IZ			
f _{SCM}	D	Self-clocked mode	e frequency ^{(4),(5)}	_	20	150	MHz			
						Short-term jitter ⁽¹⁰⁾	f _{SYS} maximum	-4	4	% f _{CLKOUT}
C _{JITTER}	Т	CLKOUT period jitter ^{(6),(7),(8),(9)}	Long-term jitter (average over 2 ms interval)	f _{PLLIN} = 16 MHz (resonator), f _{PLLCLK} at 64 MHz, 4000 cycles	_	10	ns			
t _{lpll}	D	PLL lock time ^{(11), (}	(12)	_	_	200	μs			
t _{dc}	D	Duty cycle of refer	ence	_	40	60	%			
f _{LCK}	D	Frequency LOCK	range	_	-6	6	% f _{SYS}			
f _{UL}	D	Frequency un-LO	CK range	_	-18	18	% f _{SYS}			
f _{CS}	D	Modulation depth		Center spread	±0.25	±4.0 (13)	% f _{SYS}			
f _{DS}	D			Down spread	-0.5	-8.0				
f _{MOD}	D	Modulation freque	ncy ⁽¹⁴⁾	_	_	70	kHz			

- 1. $V_{DD_LV_CORx} = 1.2 \text{ V} \pm 10\%$; $V_{SS} = 0 \text{ V}$; $T_A = -40 \text{ to } 125 \text{ °C}$, unless otherwise specified
- 2. Considering operation with PLL not bypassed.
- 3. "Loss of Reference Frequency" window is the reference frequency range outside of which the PLL is in self clocked mode.
- Self clocked mode frequency is the frequency that the PLL operates at when the reference frequency falls outside the f_{LOR} window.
- f_{VCO} self clock range is 20–150 MHz. f_{SCM} represents f_{SYS} after PLL output divider (ERFD) of 2 through 16 in enhanced mode.
- 6. This value is determined by the crystal manufacturer and board design.
- 7. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{SYS}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via V_{DD_LV_COR0} and V_{SS_LV_COR0} and variation in crystal oscillator frequency increase the C_{JITTER} percentage for a given interval.
- 8. Proper PC board layout procedures must be followed to achieve specifications.
- 9. Values are obtained with frequency modulation disabled. If frequency modulation is enabled, jitter is the sum of C_{JITTER} and either f_{CS} or f_{DS} (depending on whether center spread or down spread modulation is enabled).
- 10. Short term jitter is measured on the clock rising edge at cycle n and cycle n+4.
- 11. This value is determined by the crystal manufacturer and board design. For 4 MHz to 20 MHz crystals specified for this PLL, load capacitors should not exceed these limits.
- 12. This specification applies to the period required for the PLL to relock after changing the MFD frequency control bits in the synthesizer control register (SYNCR).
- 13. This value is true when operating at frequencies above 60 MHz, otherwise f_{CS} is 2% (above 64 MHz).
- 14. Modulation depth will be attenuated from depth setting when operating at modulation frequencies above 50 kHz.

- 4. C_L includes device and package capacitance (C_{PKG} < 5 pF).
- 5. The configuration PAD3V5 = 1 when V_{DD} = 5 V is only transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

3.17.2 IEEE 1149.1 interface timing

Table 38. JTAG pin AC electrical characteristics

No	Symbo		С	Parameter	Conditions	Va	lue	Unit
-	Syllibo	1	C	raiametei	Conditions	Min	Max	Ollic
1	t _{JCYC}	CC	D	TCK cycle time	_	100	_	ns
2	t _{JDC}	СС	D	TCK clock pulse width (measured at V _{DD_HV_IOx} /2)	_	40	60	ns
3	t _{TCKRISE}	СС	D	TCK rise and fall times (40%–70%)	_	_	3	ns
4	$t_{\rm TMSS}, t_{\rm TDIS}$	CC	D	TMS, TDI data setup time	_	5	_	ns
5	t _{TMSH,} t _{TDIH}	СС	D	TMS, TDI data hold time	_	25	_	ns
6	t _{TDOV}	СС	D	TCK low to TDO data valid	_	_	40	ns
7	t _{TDOI}	СС	D	TCK low to TDO data invalid	_	0	_	ns
8	t _{TDOHZ}	CC	D	TCK low to TDO high impedance	_	40	_	ns
9	t _{BSDV}	СС	D	TCK falling edge to output valid	_	_	50	ns
10	t _{BSDVZ}	СС	D	TCK falling edge to output valid out of high impedance	_	_	50	ns
11	t _{BSDHZ}	СС	D	TCK falling edge to output high impedance	_	_	50	ns
12	t _{BSDST}	СС	D	Boundary scan input valid to TCK rising edge	_	50	—	ns
13	t _{BSDHT}	СС	D	TCK rising edge to boundary scan input invalid	_	50		ns

Figure 22. JTAG test clock input timing




Figure 25. Nexus output timing





Figure 26. Nexus event trigger and test clock timing



IRQ 1

Figure 28. External interrupt timing

3.17.5 DSPI timing

Table 41. DSPI timing⁽¹⁾

Iabit	; 41.	וטט	1 (111	ning` ′				
No.	Symi	h a l	С	Parameter	Conditions	Val	ue	Unit
NO.	Syllii	DOI	C	Farameter	Conditions	Min	Max	Unit
1	4	СС	D	DSPI cycle time	Master (MTFE = 0)	60	_	no
•	t _{SCK}	CC	D	DSFI Cycle time	Slave (MTFE = 0)	60	_	ns
2	t _{CSC}	СС	D	CS to SCK delay	_	16	_	ns
3	t _{ASC}	СС	D	After SCK delay	_	26	_	ns
4	t _{SDC}	СС	D	SCK duty cycle	_	0.4 * t _{SCK}	0.6 * t _{SCK}	ns
5	t _A	СС	D	Slave access time	SS active to SOUT valid	_	30	ns
6	t _{DIS}	СС	D	Slave SOUT disable time	SS inactive to SOUT high impedance or invalid	_	16	ns
7	t _{PCSC}	СС	D	PCSx to PCSS time	_	13	_	ns
8	t _{PASC}	СС	D	PCSS to PCSx time	_	13	_	ns
					Master (MTFE = 0)	35	_	
9		СС	D	Data actus tima for innuta	Slave	4	_	
9	t _{SUI}	CC	D	Data setup time for inputs	Master (MTFE = 1, CPHA = 0)	35	_	ns
					Master (MTFE = 1, CPHA = 1)	35	_	
					Master (MTFE = 0)	- 5	_	
10		00	_	Data hald time for inputs	Slave	4	_	
10	0 t _{HI} CC	D	Data hold time for inputs	Master (MTFE = 1, CPHA = 0)	11	_	ns	
					Master (MTFE = 1, CPHA = 1)	-5	_	

SCK Output (CPOL=0)

SCK Output (CPOL=1)

SIN

First Data


Data

Last Data

Note: Numbers shown reference Table 41.

Figure 30. DSPI classic SPI timing – Master, CPHA = 1









Figure 34. DSPI modified transfer format timing - Master, CPHA = 1





4 Package characteristics

4.1 ECOPACK[®]

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

