





Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, LINbus, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	64
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc560p40l3beaar

		1.5.29	Cyclic redundancy check (CRC)	27
		1.5.30	IEEE 1149.1 JTAG controller	27
		1.5.31	On-chip voltage regulator (VREG)	28
2	Pack	age pin	outs and signal descriptions	. 29
	2.1	Packag	e pinouts	. 29
	2.2	Pin des	scription	. 33
		2.2.1	Power supply and reference voltage pins	33
		2.2.2	System pins	34
		2.2.3	Pin multiplexing	35
3	Elect	rical ch	aracteristics	. 45
	3.1	Introdu	ction	. 45
	3.2	Parame	eter classification	. 45
	3.3	Absolut	te maximum ratings	. 46
	3.4	Recom	mended operating conditions	. 48
	3.5	Therma	al characteristics	. 52
		3.5.1	Package thermal characteristics	52
		3.5.2	General notes for specifications at maximum junction temperature	52
	3.6	Electro	magnetic interference (EMI) characteristics	. 54
	3.7	Electro	static discharge (ESD) characteristics	. 54
	3.8	Power	management electrical characteristics	. 54
		3.8.1	Voltage regulator electrical characteristics	54
		3.8.2	Voltage monitor electrical characteristics	57
	3.9	Power	up/down sequencing	. 57
	3.10	DC ele	ctrical characteristics	. 59
		3.10.1	NVUSRO register	59
		3.10.2	DC electrical characteristics (5 V)	60
		3.10.3	DC electrical characteristics (3.3 V)	62
		3.10.4	Input DC electrical characteristics definition	63
		3.10.5	I/O pad current specification	64
	3.11	Main os	scillator electrical characteristics	. 65
	3.12	FMPLL	electrical characteristics	. 66
	3.13	16 MHz	RC oscillator electrical characteristics	. 68
	3.14	Analog	-to-digital converter (ADC) electrical characteristics	. 68

# List of tables

Table 1.	Device summary	1
Table 2.	SPC560P34/SPC560P40 device comparison	7
Table 3.	SPC560P40 device configuration differences	9
Table 4.	SPC560P34/SPC560P40 series block summary	
Table 5.	Supply pins	33
Table 6.	System pins	34
Table 7.	Pin muxing	35
Table 8.	Parameter classifications	45
Table 9.	Absolute maximum ratings	46
Table 10.	Recommended operating conditions (5.0 V)	48
Table 11.	Recommended operating conditions (3.3 V)	49
Table 12.	LQFP thermal characteristics	52
Table 13.	EMI testing specifications	54
Table 14.	ESD ratings,	54
Table 15.	Approved NPN ballast components	55
Table 16.	Voltage regulator electrical characteristics	56
Table 17.	Low voltage monitor electrical characteristics	
Table 18.	PAD3V5V field description	59
Table 19.	DC electrical characteristics (5.0 V, NVUSRO[PAD3V5V] = 0)	
Table 20.	Supply current (5.0 V, NVUSRO[PAD3V5V] = 0)	
Table 21.	DC electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 1)	
Table 22.	Supply current (3.3 V, NVUSRO[PAD3V5V] = 1)	
Table 23.	I/O supply segment	
Table 24.	I/O consumption	
Table 25.	Main oscillator output electrical characteristics (5.0 V, NVUSRO[PAD3V5V] = 0)	65
Table 26.	Main oscillator output electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 1)	
Table 27.	Input clock characteristics	66
Table 28.	FMPLL electrical characteristics	66
Table 29.	16 MHz RC oscillator electrical characteristics	
Table 30.	ADC conversion characteristics	
Table 31.	Program and erase specifications	
Table 32.	Flash memory module life	
Table 33.	Flash memory read access timing	
Table 34.	Flash memory power supply DC electrical characteristics	
Table 35.	Start-up time/Switch-off time	
Table 36.	Output pin transition times	
Table 37.	RESET electrical characteristics	
Table 38.	JTAG pin AC electrical characteristics	80
Table 39.	Nexus debug port timing	
Table 40.	External interrupt timing	
Table 41.	DSPI timing	
Table 42.	LQFP100 package mechanical data	
Table 43.	LQFP64 package mechanical data	
Table 44.	Abbreviations	97
Table 45	Document revision history	98



Table 3. SPC560P40 device configuration differences

Feature	Configuration			
reature	Airbag	Full-featured		
SRAM (with ECC)	16 KB	20 KB		
FlexCAN (controller area network)	1	2		
Safety port	No	Yes (via second FlexCAN module)		
FlexPWM (pulse-width modulation) channels	No	8 (capture capability not supported)		
CTU (cross triggering unit)	No	Yes		

# 1.4 Block diagram

*Figure 1* shows a top-level block diagram of the SPC560P34/SPC560P40 MCU. *Table 2* summarizes the functions of the blocks.

Table 4. SPC560P34/SPC560P40 series block summary

Block	Function
Analog-to-digital converter (ADC)	Multi-channel, 10-bit analog-to-digital converter
Boot assist module (BAM)	Block of read-only memory containing VLE code which is executed according to the boot mode of the device
Clock generation module (MC_CGM)	Provides logic and control required for the generation of system and peripheral clocks
Controller area network (FlexCAN)	Supports the standard CAN communications protocol
Cross triggering unit (CTU)	Enables synchronization of ADC conversions with a timer event from the eMIOS or from the PIT
Crossbar switch (XBAR)	Supports simultaneous connections between two master ports and three slave ports; supports a 32-bit address bus width and a 32-bit data bus width
Cyclic redundancy check (CRC)	CRC checksum generator
Deserial serial peripheral interface (DSPI)	Provides a synchronous serial interface for communication with external devices
Enhanced direct memory access (eDMA)	Performs complex data transfers with minimal intervention from a host processor via "n" programmable channels
Enhanced timer (eTimer)	Provides enhanced programmable up/down modulo counting
Error correction status module (ECSM)	Provides a myriad of miscellaneous control functions for the device including program-visible information about configuration and revision levels, a reset status register, wakeup control for exiting sleep modes, and optional features such as information on memory errors reported by error-correcting codes
External oscillator (XOSC)	Provides an output clock used as input reference for FMPLL_0 or as reference clock for specific modules depending on system needs
Fault collection unit (FCU)	Provides functional safety to the device
Flash memory	Provides non-volatile storage for program code, constants and variables
Frequency-modulated phase- locked loop (FMPLL)	Generates high-speed system clocks and supports programmable frequency modulation
Interrupt controller (INTC)	Provides priority-based preemptive scheduling of interrupt requests
JTAG controller	Provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode
LINFlex controller	Manages a high number of LIN (Local Interconnect Network protocol) messages efficiently with a minimum of CPU load
Mode entry module (MC_ME)	Provides a mechanism for controlling the device operational mode and mode transition sequences in all functional states; also manages the power control unit, reset generation module and clock generation module, and holds the configuration, control and status registers accessible for applications
Periodic interrupt timer (PIT)	Produces periodic interrupts and triggers
Peripheral bridge (PBRIDGE)	Is the interface between the system bus and on-chip peripherals
Power control unit (MC_PCU)	Reduces the overall power consumption by disconnecting parts of the device from the power supply via a power switching device; device components are grouped into sections called "power domains" which are controlled by the PCU

Table 7. Pin muxing (continued)

Port	PCR	Alternate	-	D : 1 (3)	I/O	Pad sp	peed <sup>(5)</sup>	F	Pin				
pin	register	function <sup>(1),(2)</sup>	Functions	Peripheral <sup>(3)</sup>	direc- tion <sup>(4)</sup>	SRC = 0	SRC = 1	64-pin	100-pin				
		ALT0	GPIO[33]	SIUL									
		ALT1	_	_									
C[1]	PCR[33]	ALT2	_	_	Input only	_	_	19	28				
		ALT3	_	_									
		—	AN[2]	ADC_0									
		ALT0	GPIO[34]	SIUL									
		ALT1	_	_									
C[2]	PCR[34]	ALT2	_	_	Input only	_	_	21	30				
		ALT3	_	_									
		_	AN[3]	ADC_0									
		ALT0	GPIO[35]	SIUL	I/O								
		ALT1	CS1	DSPI_0	0								
C[3]	PCR[35]	PCR[35]	PCR[35]	PCR[35]	PCR[35]	ALT2		_	_	Slow	w Medium	_	10
		ALT3	TXD	LIN_1	0								
		_	EIRQ[21]	SIUL	I								
		ALT0	GPIO[36]	SIUL	I/O								
		ALT1	CS0	DSPI_0	I/O								
C[4]	PCR[36]	ALT2	X[1]	FlexPWM_0	0	Slow	Medium		5				
		ALT3	DEBUG[4]	SSCM	_								
		_	EIRQ[22]	SIUL	I								
		ALT0	GPIO[37]	SIUL	I/O								
		ALT1	SCK	DSPI_0	I/O								
C[5]	PCR[37]	ALT2	_	_	_	Slow	Medium	_	7				
		ALT3	DEBUG[5]	SSCM	_								
		_	EIRQ[23]	SIUL	I								
		ALT0	GPIO[38]	SIUL	I/O								
		ALT1	SOUT	DSPI_0	0								
C[6]	PCR[38]	ALT2	B[1]	FlexPWM_0	0	Slow	Medium	_	98				
		ALT3	DEBUG[6]	SSCM	_								
		_	EIRQ[24]	SIUL	I								
		ALT0	GPIO[39]	SIUL	I/O								
		ALT1	_	_	_								
C[7]	PCR[39]	ALT2	A[1]	FlexPWM_0	0	Slow	Medium	_	9				
		ALT3	DEBUG[7]	SSCM	_								
		_	SIN	DSPI_0	I								
		ALT0	GPIO[40]	SIUL	I/O								
0101	DOD: 403	ALT1	CS1	DSPI_1	0	01	N 4 = -!!		0.4				
C[8]	PCR[40]	ALT2	_	_	_	Slow	Medium	57	91				
		ALT3	CS6	DSPI_0	0								

#### 3 Electrical characteristics

#### 3.1 Introduction

This section contains device electrical characteristics as well as temperature and power considerations.

This microcontroller contains input protection against damage due to high static voltages. However, it is advisable to take precautions to avoid application of any voltage higher than the specified maximum rated voltages.

To enhance reliability, unused inputs can be driven to an appropriate logic voltage level ( $V_{DD}$  or  $V_{SS}$ ). This can be done by the internal pull-up or pull-down resistors, which are provided by the device for most general purpose pins.

The following tables provide the device characteristics and its demands on the system.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol "CC" for Controller Characteristics is included in the Symbol column.

In the tables where the external system must provide signals with their respective timing characteristics to the device, the symbol "SR" for System Requirement is included in the Symbol column.

#### Caution:

All of the following parameter values can vary depending on the application and must be confirmed during silicon characterization or silicon reliability trial.

#### 3.2 Parameter classification

The electrical parameters are guaranteed by various methods. To give the customer a better understanding, the classifications listed in *Table 8* are used and the parameters are tagged accordingly in the tables where appropriate.

Table 8. Parameter classifications

Classification tag	Tag description
Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

Note: The classification is shown in the column labeled "C" in the parameter tables where appropriate.

# 3.3 Absolute maximum ratings

Table 9. Absolute maximum ratings<sup>(1)</sup>

0		Danier (au	0		Unit		
Symbol		Parameter	Conditions	Min	Max <sup>(2)</sup>	Unit	
V <sub>SS</sub>	S R	Device ground	_	0	0	V	
V <sub>DD_HV_IOx</sub> <sup>(3)</sup>	S R	3.3 V/5.0 V input/output supply voltage (supply).  Code flash memory supply with VDD_HV_IO3 and data flash memory with VDD_HV_IO2	_	-0.3	6.0	V	
V <sub>SS_HV_IOx</sub>	S R	3.3 V/5.0 V input/output supply voltage (ground).  Code flash memory ground with V <sub>SS_HV_IO3</sub> and data flash memory with V <sub>SS_HV_IO2</sub>	_	-0.1	0.1	>	
	s	3.3 V/5.0 V crystal oscillator amplifier	_	-0.3	6.0		
V <sub>DD_HV_OSC</sub>	R	supply voltage (supply)	Relative to V <sub>DD_HV_IOx</sub>	-0.3	$V_{DD\_HV\_IOx} + 0.3$	V	
V <sub>SS_HV_OSC</sub>	S R	3.3 V/5.0 V crystal oscillator amplifier supply voltage (ground)	_	-0.1	0.1	V	
V	s	3.3 V/5.0 V ADC_0 supply and high- reference voltage	V <sub>DD_HV_REG</sub> < 2.7 V	-0.3	V <sub>DD_HV_REG</sub> + 0.3	- V	
V <sub>DD_HV_ADC0</sub>	R		V <sub>DD_HV_REG</sub> > 2.7 V	-0.3	6.0		
V <sub>SS_HV_ADC0</sub>	S R	3.3 V/5.0 V ADC_0 ground and low-reference voltage	_	-0.1	0.1	V	
	s	3.3 V/5.0 V voltage-regulator supply	_	-0.3	6.0		
$V_{DD\_HV\_REG}$	R	voltage	Relative to V <sub>DD_HV_IOx</sub>	-0.3	$V_{DD\_HV\_IOx} + 0.3$	V	
$TV_DD$	S R	Slope characteristics on all V <sub>DD</sub> during power up <sup>(4)</sup> with respect to ground (V <sub>SS</sub> )	_	3.0 <sup>(5)</sup>	500 x 10 <sup>3</sup> (0.5 [V/μs])	V/s	
V <sub>DD_LV_CORx</sub>	C C	1.2 V supply pins for core logic (supply)	_	-0.1	1.5	V	
V <sub>SS_LV_CORx</sub>	S R	1.2 V supply pins for core logic (ground)	_	-0.1	0.1	V	
	s	Voltage on any pin with respect to	_	-0.3	6.0		
V <sub>IN</sub>	R	ground (V <sub>SS_HV_IOx</sub> )	Relative to V <sub>DD_HV_IOx</sub>	-0.3	V <sub>DD_HV_IOx</sub> + 0.3	V	
I <sub>INJPAD</sub>	S R	Input current on any pin during overload condition	_	-10	10	mA	

46/103 Doc ID 16100 Rev 7

Table 10. Recommended operating conditions (5.0 V) (continued)

Symbol		Dovernotor	Canditions	Value		11:4
		Parameter	Conditions	Min	Max <sup>(1)</sup>	Unit
		5.0 V ADC_0 supply and	_	4.5	5.5	
V <sub>DD_HV_ADC0</sub>	SR	high reference voltage	Relative to V <sub>DD_HV_REG</sub>	V <sub>DD_HV_REG</sub> - 0.1		V
V <sub>SS_HV_ADC0</sub>	SR	ADC_0 ground and low reference voltage	_	0	0	V
V <sub>DD_LV_REGCOR</sub> (3),(4)	СС	Internal supply voltage	_	_	_	V
V <sub>SS_LV_REGCOR</sub> <sup>(3)</sup>	SR	Internal reference voltage	_	0	0	V
V <sub>DD_LV_CORx</sub> (3),(4)	СС	Internal supply voltage	_	_	_	V
V <sub>SS_LV_CORx</sub> <sup>(3)</sup>	SR	Internal reference voltage	_	0	0	V
T <sub>A</sub>	SR	Ambient temperature	f <sub>CPU</sub> = 60 MHz	-40	125	°C
'A	SR	under bias	f <sub>CPU</sub> = 64 MHz	-40	105	°C

Full functionality cannot be guaranteed when voltage drops below 4.5 V. In particular, ADC electrical characteristics and I/Os DC electrical specification may not be guaranteed.

Table 11. Recommended operating conditions (3.3 V)

Symbol		Parameter	Conditions	Value		Unit					
Symbol		raiailletei	Conditions	Min	Max <sup>(1)</sup>	Oille					
V <sub>SS</sub>	SR	Device ground	_	0	0	V					
V <sub>DD_HV_IOx</sub> <sup>(2)</sup>	SR	3.3 V input/output supply voltage	_	3.0	3.6	٧					
V <sub>SS_HV_IOx</sub>	SR	Input/output ground voltage	_	0	0	٧					
		2.2.1/ or retal agaillator	_	3.0	3.6						
V <sub>DD_HV_OSC</sub>	SR	SR	SR	SR	SR	SR	amplifier supply voltage	Relative to V <sub>DD_HV_IOx</sub>	V <sub>DD_HV_IOx</sub> - 0.1	$V_{DD\_HV\_IOx} + 0.1$	>
V <sub>SS_HV_OSC</sub>	SR	3.3 V crystal oscillator amplifier reference voltage	ı	0	0	>					

<sup>2.</sup> The difference between each couple of voltage supplies must be less than 100 mV,  $V_{DD\_HV\_IOy} - V_{DD\_HV\_IOx} < 100$  mV.

<sup>3.</sup> To be connected to emitter of external NPN. Low voltage supplies are not under user control—they are produced by an on-chip voltage regulator—but for the device to function properly the low voltage grounds (V<sub>SS\_LV\_xxx</sub>) must be shorted to high voltage grounds (V<sub>SS\_HV\_xxx</sub>) and the low voltage supply pins (V<sub>DD\_LV\_xxx</sub>) must be connected to the external ballast emitter.

<sup>4.</sup> The low voltage supplies (V<sub>DD\_LV\_xxx</sub>) are not all independent.

- V<sub>DD\_LV\_COR1</sub> and V<sub>DD\_LV\_COR2</sub> are shorted internally via double bonding connections with lines that provide the low voltage supply to the data flash memory module. Similarly, V<sub>SS\_LV\_COR1</sub> and V<sub>SS\_LV\_COR2</sub> are internally shorted.

- V<sub>DD\_LV\_REGCOR</sub> and V<sub>DD\_LV\_RECORx</sub> are physically shorted internally, as are V<sub>SS\_LV\_REGCOR</sub> and V<sub>SS\_LV\_CORx</sub>.

## 3.6 Electromagnetic interference (EMI) characteristics

Table 13. EMI testing specifications

Symbol	Parameter	Conditions	Clocks	Frequency	Level (Typ)	Unit
			f <sub>OSC</sub> = 8 MHz	150 kHz-150 MHz	11	dΒμ
		V <sub>DD</sub> = 5.0 V; T <sub>A</sub> = 25 °C	f <sub>CPU</sub> = 64 MHz	150–1000 MHz	13	V
		,	No PLL frequency modulation	IEC level	М	_
		Other device configuration, test conditions and EM testing per standard IEC61967-2	f <sub>OSC</sub> = 8 MHz	150 kHz-150 MHz	8	dΒμ
			f <sub>CPU</sub> = 64 MHz ±4% PLL frequency modulation	150–1000 MHz	12	V
V	Radiated			IEC level	N	_
V <sub>EME</sub>	emissions		f <sub>OSC</sub> = 8 MHz	150 kHz-150 MHz	9	dΒμ
		V <sub>DD</sub> = 3.3 V; T <sub>A</sub> = 25 °C	f <sub>CPU</sub> = 64 MHz No PLL frequency modulation	150–1000 MHz	12	V
				IEC level	М	_
			f <sub>OSC</sub> = 8 MHz	150 kHz-150 MHz	7	dΒμ
		per standard IEC61967-2	f <sub>CPU</sub> = 64 MHz	150–1000 MHz	12	V
			±4% PLL frequency modulation	IEC level	N	_

## 3.7 Electrostatic discharge (ESD) characteristics

Table 14. ESD ratings<sup>(1),(2)</sup>

Symbol		Parameter	Conditions	Value	Unit
V <sub>ESD(HBM)</sub>	S R	Electrostatic discharge (Human Body Model)	_	2000	V
V	S	Electrostatic discharge (Charged Device Model)		750 (corners)	V
V <sub>ESD(CDM)</sub>	R	Charged Device Model)	_	500 (other)	V

<sup>1.</sup> All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

# 3.8 Power management electrical characteristics

### 3.8.1 Voltage regulator electrical characteristics

The internal voltage regulator requires an external NPN ballast, approved ballast list availbale in *Table 15*, to be connected as shown in *Figure 10*. Capacitances should be placed on the board as near as possible to the associated pins. Care should also be taken to limit the serial inductance of the  $V_{DD\_HV\_REG}$ , BCTRL and  $V_{DD\_LV\_CORx}$  pins to less than  $L_{Reg}$ . (refer to *Table 16*).

54/103 Doc ID 16100 Rev 7

<sup>2.</sup> A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

#### 3.8.2 Voltage monitor electrical characteristics

The device implements a power on reset module to ensure correct power-up initialization, as well as three low voltage detectors to monitor the  $V_{DD}$  and the  $V_{DD\_LV}$  voltage while device is supplied:

- POR monitors V<sub>DD</sub> during the power-up phase to ensure device is maintained in a safe reset state
- LVDHV3 monitors V<sub>DD</sub> to ensure device reset below minimum functional supply
- $\bullet$  LVDHV5 monitors V<sub>DD</sub> when application uses device in the 5.0 V  $\pm$  10% range
- LVDLVCOR monitors low voltage digital power domain

Table 17. Low voltage monitor electrical characteristics

Cumbal	С	Baramatar	Conditions <sup>(1)</sup>	Value		Unit
Symbol		Parameter	Conditions	Min	Max	Unit
V <sub>PORH</sub>	Т	Power-on reset threshold	_	1.5	2.7	V
V <sub>PORUP</sub>	Р	Supply for functional POR module	T <sub>A</sub> = 25 °C	1.0	_	V
V <sub>REGLVDMOK_H</sub>	Р	Regulator low voltage detector high threshold	_	_	2.95	V
V <sub>REGLVDMOK_L</sub>	Р	Regulator low voltage detector low threshold	_	2.6	_	V
V <sub>FLLVDMOK_H</sub>	Р	Flash low voltage detector high threshold	_	_	2.95	V
V <sub>FLLVDMOK_L</sub>	Р	Flash low voltage detector low threshold	_	2.6	_	V
V <sub>IOLVDMOK_H</sub>	Р	I/O low voltage detector high threshold	_	_	2.95	V
V <sub>IOLVDMOK_L</sub>	Р	I/O low voltage detector low threshold	_	2.6	_	V
V <sub>IOLVDM5OK_H</sub>	Р	I/O 5 V low voltage detector high threshold	_	_	4.4	V
V <sub>IOLVDM5OK_L</sub>	Р	I/O 5 V low voltage detector low threshold	_	3.8	_	V
V <sub>MLVDDOK_H</sub>	Р	Digital supply low voltage detector high	_	_	1.145	V
V <sub>MLVDDOK_L</sub>	Р	Digital supply low voltage detector low	_	1.08	—	V

<sup>1.</sup>  $V_{DD}$  = 3.3 V ± 10% / 5.0 V ± 10%,  $T_A$  = -40 °C to  $T_{A~MAX}$ , unless otherwise specified

## 3.9 Power up/down sequencing

To prevent an overstress event or a malfunction within and outside the device, the SPC560P34/SPC560P40 implements the following sequence to ensure each module is started only when all conditions for switching it ON are available:

- A POWER\_ON module working on voltage regulator supply controls the correct startup of the regulator. This is a key module ensuring safe configuration for all voltage regulator functionality when supply is below 1.5 V. Associated POWER\_ON (or POR) signal is active low.
- Several low voltage detectors, working on voltage regulator supply monitor the voltage
  of the critical modules (voltage regulator, I/Os, flash memory and low voltage domain).
   LVDs are gated low when POWER ON is active.
- A POWER\_OK signal is generated when all critical supplies monitored by the LVD are available. This signal is active high and released to all modules including I/Os, flash




Figure 13. Brown-out typical sequence

### 3.10 DC electrical characteristics

### 3.10.1 NVUSRO register

Portions of the device configuration, such as high voltage supply and watchdog enable/disable after reset are controlled via bit values in the non-volatile user options (NVUSRO) register.

For a detailed description of the NVUSRO register, please refer to the device reference manual.

#### NVUSRO[PAD3V5V] field description

The DC electrical characteristics are dependent on the PAD3V5V bit value. *Table 18* shows how NVUSRO[PAD3V5V] controls the device configuration.

Table 18. PAD3V5V field description

Value <sup>(1)</sup>	Description
0	High voltage supply is 5.0 V
1	High voltage supply is 3.3 V

1. Default manufacturing value before flash initialization is '1' (3.3 V).

Value<sup>(1)</sup> С **Conditions Symbol Parameter** Unit Max Typ 40 MHz 44 55 RUN—Maximum mode<sup>(2)</sup> 64 MHz 52 65 40 MHz 38 46  $V_{DD\_LV\_CORx}$  externally forced at 1.3 V RUN—Typical mode<sup>(3)</sup> I<sub>DD\_LV\_CORx</sub> 64 MHz 45 54 current HALT mode<sup>(4)</sup> 1.5 10 mΑ Supply STOP mode<sup>(5)</sup> 1 10 V<sub>DD\_HV\_ADC0</sub> at 3.3 V Т **ADC** ADC\_0 3 4 I<sub>DD\_ADC</sub>  $f_{ADC} = 16 \text{ MHz}$ Oscillator Т I<sub>DD\_OSC</sub> V<sub>DD\_HV\_OSC</sub> at 3.3 V 8 MHz 2.6 3.2 Internal regulator module D V<sub>DD\_HV\_REG</sub> at 5.5 V 10 I<sub>DD\_HV\_REG</sub> current consumption

Table 22. Supply current (3.3 V, NVUSRO[PAD3V5V] = 1)

- 1. All values to be confirmed after characterization/data collection.
- Maximum mode: FlexPWM, ADC, CTU, DSPI, LINFlex, FlexCAN, 15 output pins, PLL\_0 enabled, 125 °C ambient. I/O supply current excluded.
- Typical mode configurations: DSPI, LINFlex, FlexCAN, 15 output pins, PLL\_0, 105 °C ambient. I/O supply current excluded.
- 4. Halt mode configurations: Code fetched from SRAM, code flash memory and data flash memory in low power mode, OSC/PLL\_0 are OFF, core clock frozen, all peripherals disabled.
- 5. STOP "P" mode Device Under Test (DUT) configuration: Code fetched from SRAM, code flash memory and data flash memory off, OSC/PLL\_0 are OFF, core clock frozen, all peripherals disabled.

#### 3.10.4 Input DC electrical characteristics definition

Figure 14 shows the DC electrical characteristics behavior as function of time.




Figure 14. Input DC electrical characteristics definition

## 3.10.5 I/O pad current specification

The I/O pads are distributed across the I/O supply segment. Each I/O supply segment is associated to a  $V_{DD}/V_{SS}$  supply pair as described in *Table 23*.

Table 23. I/O supply segment

Dookono	Supply segment							
Package	1	2	3	4	5			
LQFP100	pin15-pin26	pin27-pin46	pin51-pin61	pin64-pin86	pin89–pin10			
LQFP64	pin8–pin17	pin18-pin30	pin33-pin38	pin41-pin54	pin57–pin5			

Table 24. I/O consumption

Symbol		С	Parameter	Conditions <sup>(1)</sup>		Value		)	Unit										
			Farameter			Min	Тур	Max	Oilit										
I <sub>SWTSLW</sub> <sup>(2)</sup>	CC	_	D	Dynamic I/O current for SLOW	C <sub>I</sub> = 25 pF	$V_{DD} = 5.0 \text{ V} \pm 10\%,$ PAD3V5V = 0	_	_	20	mA									
'SWTSLW` '	C		configuration	OL = 25 μΓ	V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1	_	_	16	IIIA										
I <sub>SWTMED</sub> <sup>(2)</sup>	00	D	Dynamic I/O current for MEDIUM	C <sub>1</sub> = 25 pF	$V_{DD} = 5.0 \text{ V} \pm 10\%,$ PAD3V5V = 0	_		29	mA										
SWTMED	С	ט	configuration	Ο[ – 25 μι	$V_{DD} = 3.3 \text{ V} \pm 10\%,$ PAD3V5V = 1	_	_	17	IIIA										
I <sub>SWTFST</sub> <sup>(2)</sup>	CCC	С	_	Dynamic I/O current for FAST	C <sub>1</sub> = 25 pF	$V_{DD} = 5.0 \text{ V} \pm 10\%,$ PAD3V5V = 0	_	_	110	mA									
'SWTFST`			configuration	- '	$V_{DD} = 3.3 \text{ V} \pm 10\%,$ PAD3V5V = 1	_	_	50	IIIA										
		D	D	D	D	D			C <sub>L</sub> = 25 pF, 2 MHz		_	_	2.3						
															C <sub>L</sub> = 25 pF, 4 MHz	$V_{DD} = 5.0 \text{ V} \pm 10\%,$ PAD3V5V = 0	_	_	3.2
l	С						Root medium square I/O current for SLOW	C <sub>L</sub> = 100 pF, 2 MHz		_	_	6.6	mA						
I <sub>RMSSLW</sub>	С						ט	ט	ט	ט	configuration	C <sub>L</sub> = 25 pF, 2 MHz		_	_	1.6	mA		
									C <sub>L</sub> = 25 pF, 4 MHz	$V_{DD} = 3.3 \text{ V} \pm 10\%,$ PAD3V5V = 1	_	_	2.3	1					
				C <sub>L</sub> = 100 pF, 2 MHz		_	_	4.7											
				$C_L = 25 \text{ pF}, 13 \text{ MHz}$	.,	_	_	6.6											
			Root medium square	C <sub>L</sub> = 25 pF, 40 MHz	$V_{DD} = 5.0 \text{ V} \pm 10\%,$ PAD3V5V = 0	_	_	13.4											
,   c	D	I/O current for	C <sub>L</sub> = 100 pF, 13 MHz		_	_	18.3	mA											
I <sub>RMSMED</sub>	С		MEDIUM configuration	$C_L = 25 \text{ pF}, 13 \text{ MHz}$	0.01/ . 402/	_	_	5	mA										
			- co.mgaradon	$C_L = 25 \text{ pF}, 40 \text{ MHz}$	$V_{DD} = 3.3 \text{ V} \pm 10\%,$ PAD3V5V = 1	_	_	8.5											
				C <sub>L</sub> = 100 pF, 13 MHz		_	_	11											

	in oscillator output electrical ch USRO[PAD3V5V] = 1)	aracteristics	(3.3 V,

Cumb	ymbol		Parameter			lue	Unit							
Symb	OI	С	Parameter	Conditions	Min	Max	Unit							
fosc	SR	_	Oscillator frequency		4	40	MHz							
g <sub>m</sub>	_	Р	Transconductance		4	20	mA/V							
Vosc	_	Т	Oscillation amplitude on XTAL pin		1	_	V							
toscsu	_	Т	Start-up time <sup>(1),(2)</sup>		8	_	ms							
		Т		4 MHz	5	30								
		Т		8 MHz	5	26								
	00	Т	XTAL load capacitance <sup>(3)</sup>	12 MHz	5	23	n.f							
CL	CC			CC	CC	CC	CC	CC	Т	TAL load capacitance	16 MHz	5	19	pf
		Т		20 MHz	5	16								
		Т		40 MHz	5	8								

The start-up time is dependent upon crystal characteristics, board leakage, etc. High ESR and excessive capacitive loads can cause long start-up time.

Table 27. Input clock characteristics

Symbol		Parameter		Unit		
		DOI Farantetei		Тур	Max	Unit
fosc	SR	Oscillator frequency	4	_	40	MHz
f <sub>CLK</sub>	SR	Frequency in bypass	_	_	64	MHz
t <sub>rCLK</sub>	SR	Rise/fall time in bypass	_	_	1	ns
t <sub>DC</sub>	SR	Duty cycle	47.5	50	52.5	%

### 3.12 FMPLL electrical characteristics

Table 28. FMPLL electrical characteristics


Symbol C		Parameter	Conditions <sup>(1)</sup>	Va	Unit	
		Farameter	Conditions	Min	Max	Oilit
f <sub>ref_crystal</sub> f <sub>ref_ext</sub>	D	PLL reference frequency range <sup>(2)</sup>	Crystal reference	4	40	MHz
f <sub>PLLIN</sub>	D	Phase detector input frequency range (after pre-divider)	_	4	16	MHz
f <sub>FMPLLOUT</sub>	D	Clock frequency range in normal mode	_	16	64	MHz


66/103 Doc ID 16100 Rev 7

<sup>2.</sup> Value captured when amplitude reaches 90% of XTAL

<sup>3.</sup> This value is determined by the crystal manufacturer and board design. For 4 MHz to 40 MHz crystals specified for this oscillator, load capacitors should not exceed these limits.

The two transients above are not influenced by the voltage source that, due to the presence of the  $R_FC_F$  filter, is not able to provide the extra charge to compensate the voltage drop on  $C_S$  with respect to the ideal source  $V_A$ ; the time constant  $R_FC_F$  of the filter is very high with respect to the sampling time  $(T_S)$ . The filter is typically designed to act as anti-aliasing.





Calling  $f_0$  the bandwidth of the source signal (and as a consequence the cut-off frequency of the anti-aliasing filter,  $f_F$ ), according to the Nyquist theorem the conversion rate  $f_C$  must be at least  $2f_0$ ; it means that the constant time of the filter is greater than or at least equal to twice the conversion period  $(T_C)$ . Again the conversion period  $T_C$  is longer than the sampling time  $T_S$ , which is just a portion of it, even when fixed channel continuous conversion mode is selected (fastest conversion rate at a specific channel): in conclusion it is evident that the time constant of the filter  $R_FC_F$  is definitively much higher than the sampling time  $T_S$ , so the charge level on  $C_S$  cannot be modified by the analog signal source during the time in which the sampling switch is closed.

The considerations above lead to impose new constraints on the external circuit, to reduce the accuracy error due to the voltage drop on  $C_S$ ; from the two charge balance equations above, it is simple to derive *Equation 11* between the ideal and real sampled voltage on  $C_S$ :

#### **Equation 11**

$$\frac{v_A}{v_{A2}} = \frac{c_{P1} + c_{P2} + c_F}{c_{P1} + c_{P2} + c_F + c_S}$$

From this formula, in the worst case (when  $V_A$  is maximum, that is for instance 5 V), assuming to accept a maximum error of half a count, a constraint is evident on  $C_F$  value:

#### **Equation 12**

$$C_F > 2048 \cdot C_S$$




Figure 27. Nexus TDI, TMS, TDO timing

## 3.17.4 External interrupt timing (IRQ pin)

Table 40. External interrupt timing<sup>(1)</sup>

No.	lo Symbol		Symbol		С	Parameter	Conditions	Valu	ıe	Unit
NO.	Syllin	iOi	)	Farameter	Conditions	Min	Max			
1	t <sub>IPWL</sub>	CC	D	IRQ pulse width low	_	4	_	t <sub>CYC</sub>		
2	t <sub>IPWH</sub>	СС	D	IRQ pulse width high	_	4	_	t <sub>CYC</sub>		
3	t <sub>ICYC</sub>	СС	D	IRQ edge to edge time <sup>(2)</sup>	_	4 + N (3)	_	t <sub>CYC</sub>		

- 1. IRQ timing specified at  $f_{SYS} = 64$  MHz and  $V_{DD\_HV\_IOx} = 3.0$  V to 5.5 V,  $T_A = T_L$  to  $T_H$ , and  $C_L = 200$  pF with SRC = 0b00
- 2. Applies when IRQ pins are configured for rising edge or falling edge events, but not both.
- 3. N = ISR time to clear the flag

# 4 Package characteristics

# 4.1 ECOPACK<sup>®</sup>

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: <a href="www.st.com">www.st.com</a>. ECOPACK® is an ST trademark.

# Appendix A Abbreviations

Table 44 lists abbreviations used in this document.

Table 44. Abbreviations

Abbreviation	Meaning
CMOS	Complementary metal-oxide-semiconductor
СРНА	Clock phase
CPOL	Clock polarity
CS	Peripheral chip select
DUT	Device under test
ECC	Error code correction
EVTO	Event out
GPIO	General purpose input / output
MC	Modulus counter
МСКО	Message clock out
MCU	Microcontroller unit
MDO	Message data out
MSEO	Message start/end out
MTFE	Modified timing format enable
NPN	Negative-positive-negative
NVUSRO	Non-volatile user options register
PTF	Post trimming frequency
PWM	Pulse width modulation
RISC	Reduced instruction set computer
SCK	Serial communications clock
SOUT	Serial data out
TBC	To be confirmed
TBD	To be defined
TCK	Test clock input
TDI	Test data input
TDO	Test data output
TMS	Test mode select

Table 45. Document revision history (continued)

Date	Revision	Changes
		<ul><li>Updated the "DC electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 0)" section:</li></ul>
24 May 2040	2	<ul> <li>Deleted all rows concerning RESET</li> <li>Deleted "I<sub>VPP</sub>" row</li> <li>Added the max value for C<sub>IN</sub></li> </ul>
21-May-2010	(continued)	Added the "I/O pad current specification" section
		Updated the Order codes table.
		Added "Appendix A"
		"Introduction" section:
		Changed title (was "Overview")
		<ul> <li>Updated contents</li> </ul>
		"SPC560P34/SPC560P40 device comparison" table:
		Added sentence above table
		- Removed "FlexRay" row
		<ul><li>- "FlexCAN" row: removed link to footnote 2 for SPC560P34</li><li>- Updated "Safety port" row for SPC560P34</li></ul>
		- Updated "DSPI" row for SPC560P34
		"SPC560P34/SPC560P40 block diagram": added the following blocks: MC_CGM,
		MC_ME, MC_PCU, MC_RGM, CRC, and SSCM
		Added "SPC560P34/SPC560P40 series block summary" table
		"Pin muxing" section: removed information on "Symmetric pads"
		"Electrical characteristics" section:  — Updated "Caution" note
		- Demoted "NVUSRO register" section to subsection of "DC electrical characteristics"
		section  - "NVUSRO register" section: deleted "NVUSRO[WATCHDOG_EN] field description" section
23-Dec-2010	3	Updated "EMI testing specifications" table
		"Low voltage monitor electrical characteristics" table: updated $V_{MLVDDOK\_H}$ max value "DC electrical characteristics (5.0 V, NVUSRO[PAD3V5V] = 0)" table: removed $V_{VOL\_SYM}$ ,
		and V <sub>OH_SYM</sub> rows "Supply current (5.0 V, NVUSRO[PAD3V5V] = 0)" table:
		- I <sub>DD_LV_CORE</sub> , RUN—Maximum mode, 40/64 MHz: updated typ/max values
		- I <sub>DD_LV_CORE</sub> , RUN—Airbag mode, 40/64 MHz: updated typ/max values
		- I <sub>DD_LV_CORE</sub> , RUN—Maximum mode, "P" parameter classification: removed
		- I <sub>DD_FLASH</sub> : removed rows
		- I <sub>DD_ADC</sub> , Maximum mode: updated typ/max values
		- I <sub>DD_OSC</sub> : updated max value
		Updated "DC electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 1)" table "Supply current (3.3 V, NVUSRO[PAD3V5V] = 1)" table:
		- I <sub>DD LV CORE</sub> , RUN—Maximum mode, 40/64 MHz: updated typ/max values
		- I <sub>DD_LV_CORE</sub> , RUN—Airbag mode, 40/64 MHz: updated typ/max values
		- I <sub>DD_FLASH</sub> : removed rows
		- I <sub>DD_ADC</sub> , Maximum mode: updated typ/max values
		- I <sub>DD_OSC</sub> : updated max value
		Added "I/O consumption" table Removed "I/O weight" table

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

