

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, LINbus, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	64
Program Memory Size	256КВ (256К х 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc560p40l3beaby

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Contents

1	Intro	duction	
	1.1	Docume	ent overview
	1.2	Descrip	tion
	1.3	Device	comparison
	1.4	Block di	iagram
	1.5	Feature	details
		1.5.1	High performance e200z0 core processor
		1.5.2	Crossbar switch (XBAR)
		1.5.3	Enhanced direct memory access (eDMA)14
		1.5.4	Flash memory
		1.5.5	Static random access memory (SRAM)15
		1.5.6	Interrupt controller (INTC)16
		1.5.7	System status and configuration module (SSCM)
		1.5.8	System clocks and clock generation
		1.5.9	Frequency-modulated phase-locked loop (FMPLL)
		1.5.10	Main oscillator
		1.5.11	Internal RC oscillator
		1.5.12	Periodic interrupt timer (PIT)18
		1.5.13	System timer module (STM)
		1.5.14	Software watchdog timer (SWT)18
		1.5.15	Fault collection unit (FCU)18
		1.5.16	System integration unit – Lite (SIUL)
		1.5.17	Boot and censorship
		1.5.18	Error correction status module (ECSM) 19
		1.5.19	Peripheral bridge (PBRIDGE)
		1.5.20	Controller area network (FlexCAN)
		1.5.21	Safety port (FlexCAN)
		1.5.22	Serial communication interface module (LINFlex)
		1.5.23	Deserial serial peripheral interface (DSPI)23
		1.5.24	Pulse width modulator (FlexPWM)23
		1.5.25	eTimer
		1.5.26	Analog-to-digital converter (ADC) module
		1.5.27	Cross triggering unit (CTU)26
		1.5.28	Nexus Development Interface (NDI)



List of tables

Table 1.	Device summary	. 1
Table 2.	SPC560P34/SPC560P40 device comparison	7
Table 3.	SPC560P40 device configuration differences	. 9
Table 4.	SPC560P34/SPC560P40 series block summary	. 11
Table 5.	Supply pins	33
Table 6.	System pins	. 34
Table 7.	Pin muxing	35
Table 8.	Parameter classifications	45
Table 9.	Absolute maximum ratings	46
Table 10.	Recommended operating conditions (5.0 V)	48
Table 11.	Recommended operating conditions (3.3 V)	49
Table 12.	LQFP thermal characteristics	52
Table 13.	EMI testing specifications	54
Table 14.	ESD ratings,	54
Table 15.	Approved NPN ballast components	55
Table 16.	Voltage regulator electrical characteristics	56
Table 17.	Low voltage monitor electrical characteristics.	57
Table 18.	PAD3V5V field description	59
Table 19.	DC electrical characteristics (5.0 V, NVUSRO[PAD3V5V] = 0)	60
Table 20.	Supply current (5.0 V, NVUSRO[PAD3V5V] = 0)	61
Table 21.	DC electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 1)	62
Table 22.	Supply current (3.3 V, NVUSRO[PAD3V5V] = 1)	63
T-11-00		C 4
Table 23.	I/O supply segment.	64
Table 23. Table 24.	I/O supply segment	64 64
Table 23. Table 24. Table 25.	I/O supply segment I/O consumption	64 64 65
Table 23. Table 24. Table 25. Table 26.	I/O supply segment I/O consumption	64 64 65 66
Table 23. Table 24. Table 25. Table 26. Table 27.	I/O supply segment. I/O consumption	64 64 65 66 66
Table 23. Table 24. Table 25. Table 26. Table 27. Table 28.	I/O supply segment. I/O consumption . Main oscillator output electrical characteristics (5.0 V, NVUSRO[PAD3V5V] = 0) Main oscillator output electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 1) Input clock characteristics	64 65 66 66 66
Table 23. Table 24. Table 25. Table 26. Table 27. Table 28. Table 29.	I/O supply segment. I/O consumption Main oscillator output electrical characteristics (5.0 V, NVUSRO[PAD3V5V] = 0) Main oscillator output electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 1) Input clock characteristics FMPLL electrical characteristics 16 MHz RC oscillator electrical characteristics	64 65 66 66 66 68
Table 23. Table 24. Table 25. Table 26. Table 27. Table 28. Table 29. Table 30.	I/O supply segment. I/O consumption Main oscillator output electrical characteristics (5.0 V, NVUSRO[PAD3V5V] = 0) Main oscillator output electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 1) Input clock characteristics FMPLL electrical characteristics 16 MHz RC oscillator electrical characteristics ADC conversion characteristics	64 65 66 66 66 68 73
Table 23. Table 24. Table 25. Table 26. Table 27. Table 28. Table 29. Table 30. Table 31.	I/O supply segment. I/O consumption Main oscillator output electrical characteristics (5.0 V, NVUSRO[PAD3V5V] = 0) Main oscillator output electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 1) Input clock characteristics. FMPLL electrical characteristics 16 MHz RC oscillator electrical characteristics ADC conversion characteristics Program and erase specifications	64 65 66 66 66 68 73 74
Table 23.Table 24.Table 25.Table 26.Table 27.Table 28.Table 29.Table 30.Table 31.Table 32.	I/O supply segment. I/O consumption Main oscillator output electrical characteristics (5.0 V, NVUSRO[PAD3V5V] = 0) Main oscillator output electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 1) Input clock characteristics FMPLL electrical characteristics 16 MHz RC oscillator electrical characteristics ADC conversion characteristics Program and erase specifications Flash memory module life	64 65 66 66 66 68 73 74 75
Table 23.Table 24.Table 25.Table 26.Table 27.Table 28.Table 29.Table 30.Table 31.Table 32.Table 33.	I/O supply segment. I/O consumption Main oscillator output electrical characteristics (5.0 V, NVUSRO[PAD3V5V] = 0) Main oscillator output electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 1) Input clock characteristics FMPLL electrical characteristics 16 MHz RC oscillator electrical characteristics ADC conversion characteristics Program and erase specifications Flash memory module life Flash memory read access timing	64 65 66 66 66 68 73 74 75 75
Table 23.Table 24.Table 25.Table 26.Table 27.Table 28.Table 29.Table 30.Table 31.Table 32.Table 33.Table 34.	I/O supply segment. I/O consumption Main oscillator output electrical characteristics (5.0 V, NVUSRO[PAD3V5V] = 0) Main oscillator output electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 1) Input clock characteristics FMPLL electrical characteristics 16 MHz RC oscillator electrical characteristics ADC conversion characteristics Program and erase specifications Flash memory module life Flash memory power supply DC electrical characteristics	64 65 66 66 68 73 74 75 75 75
Table 23.Table 24.Table 25.Table 26.Table 27.Table 28.Table 29.Table 30.Table 31.Table 32.Table 33.Table 34.Table 35.	I/O supply segment. I/O consumption Main oscillator output electrical characteristics (5.0 V, NVUSRO[PAD3V5V] = 0) Main oscillator output electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 1) Input clock characteristics FMPLL electrical characteristics 16 MHz RC oscillator electrical characteristics ADC conversion characteristics Program and erase specifications Flash memory module life Flash memory read access timing Flash memory power supply DC electrical characteristics Start-up time/Switch-off time	64 65 66 66 66 68 73 74 75 75 75 75
Table 23. Table 24. Table 25. Table 26. Table 27. Table 28. Table 29. Table 30. Table 31. Table 32. Table 33. Table 34. Table 35. Table 36.	I/O supply segment. I/O consumption Main oscillator output electrical characteristics (5.0 V, NVUSRO[PAD3V5V] = 0) Main oscillator output electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 1) Input clock characteristics FMPLL electrical characteristics 16 MHz RC oscillator electrical characteristics ADC conversion characteristics Program and erase specifications Flash memory module life Flash memory power supply DC electrical characteristics Start-up time/Switch-off time Output pin transition times	64 65 66 66 66 68 73 75 75 75 75 76
Table 23. Table 24. Table 25. Table 26. Table 27. Table 28. Table 29. Table 30. Table 31. Table 32. Table 33. Table 34. Table 35. Table 36. Table 37.	I/O supply segment. I/O consumption Main oscillator output electrical characteristics (5.0 V, NVUSRO[PAD3V5V] = 0) Main oscillator output electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 1) Input clock characteristics FMPLL electrical characteristics 16 MHz RC oscillator electrical characteristics ADC conversion characteristics Program and erase specifications Flash memory module life Flash memory power supply DC electrical characteristics Start-up time/Switch-off time Output pin transition times RESET electrical characteristics	64 65 66 66 66 68 73 75 75 75 75 76 76
Table 23. Table 24. Table 25. Table 26. Table 27. Table 28. Table 29. Table 30. Table 31. Table 32. Table 33. Table 33. Table 35. Table 36. Table 37. Table 38.	I/O supply segment. I/O consumption Main oscillator output electrical characteristics (5.0 V, NVUSRO[PAD3V5V] = 0) Main oscillator output electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 1) Input clock characteristics FMPLL electrical characteristics 16 MHz RC oscillator electrical characteristics ADC conversion characteristics Program and erase specifications Flash memory module life Flash memory power supply DC electrical characteristics Start-up time/Switch-off time Output pin transition times RESET electrical characteristics	64 65 66 66 68 73 75 75 75 75 76 79 80
Table 23. Table 24. Table 25. Table 26. Table 27. Table 28. Table 29. Table 30. Table 31. Table 32. Table 33. Table 35. Table 36. Table 37. Table 38. Table 39.	I/O supply segment. I/O consumption Main oscillator output electrical characteristics (5.0 V, NVUSRO[PAD3V5V] = 0) Main oscillator output electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 1) Input clock characteristics FMPLL electrical characteristics 16 MHz RC oscillator electrical characteristics ADC conversion characteristics Program and erase specifications Flash memory module life Flash memory read access timing Flash memory power supply DC electrical characteristics Start-up time/Switch-off time Output pin transition times RESET electrical characteristics JTAG pin AC electrical characteristics	64 65 66 66 68 73 75 75 75 75 76 76 79 80 82
Table 23. Table 24. Table 25. Table 26. Table 27. Table 28. Table 29. Table 30. Table 31. Table 32. Table 33. Table 34. Table 35. Table 36. Table 37. Table 38. Table 39. Table 30.	I/O supply segment. I/O consumption Main oscillator output electrical characteristics (5.0 V, NVUSRO[PAD3V5V] = 0) Main oscillator output electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 1) Input clock characteristics. FMPLL electrical characteristics 16 MHz RC oscillator electrical characteristics ADC conversion characteristics Program and erase specifications Flash memory module life. Flash memory read access timing Flash memory power supply DC electrical characteristics Start-up time/Switch-off time. Output pin transition times RESET electrical characteristics JTAG pin AC electrical characteristics Nexus debug port timing. External interrupt timing	64 65 66 66 66 68 73 75 75 75 75 75 76 76 80 82 84
Table 23. Table 24. Table 25. Table 26. Table 27. Table 28. Table 29. Table 30. Table 31. Table 32. Table 33. Table 34. Table 35. Table 36. Table 38. Table 39. Table 39. Table 40. Table 41.	I/O supply segment. I/O consumption Main oscillator output electrical characteristics (5.0 V, NVUSRO[PAD3V5V] = 0) Main oscillator output electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 1) Input clock characteristics FMPLL electrical characteristics ADC conversion characteristics Program and erase specifications Flash memory module life Flash memory read access timing Flash memory power supply DC electrical characteristics Start-up time/Switch-off time Output pin transition times RESET electrical characteristics JTAG pin AC electrical characteristics Nexus debug port timing DSPI timing	64 64 65 66 66 66 68 73 75 75 75 75 75 76 76 79 80 82 84 85
Table 23. Table 24. Table 25. Table 26. Table 27. Table 28. Table 29. Table 30. Table 31. Table 32. Table 33. Table 34. Table 35. Table 36. Table 38. Table 39. Table 40. Table 41. Table 42.	I/O supply segment. I/O consumption Main oscillator output electrical characteristics (5.0 V, NVUSRO[PAD3V5V] = 0) Main oscillator output electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 1) Input clock characteristics. FMPLL electrical characteristics 16 MHz RC oscillator electrical characteristics ADC conversion characteristics Program and erase specifications Flash memory module life. Flash memory read access timing Flash memory power supply DC electrical characteristics Start-up time/Switch-off time. Output pin transition times RESET electrical characteristics JTAG pin AC electrical characteristics Nexus debug port timing. External interrupt timing DSPI timing. LQFP100 package mechanical data.	64 64 66 66 66 66 66 73 75 75 75 75 75 75 76 79 80 82 84 85 93
Table 23. Table 24. Table 25. Table 26. Table 27. Table 28. Table 29. Table 30. Table 31. Table 32. Table 33. Table 34. Table 35. Table 36. Table 37. Table 38. Table 39. Table 40. Table 41. Table 43.	I/O supply segment. I/O consumption Main oscillator output electrical characteristics (5.0 V, NVUSRO[PAD3V5V] = 0). Main oscillator output electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 1). Input clock characteristics. FMPLL electrical characteristics . 16 MHz RC oscillator electrical characteristics. ADC conversion characteristics . Program and erase specifications Flash memory module life. Flash memory read access timing Flash memory power supply DC electrical characteristics Start-up time/Switch-off time. Output pin transition times RESET electrical characteristics. JTAG pin AC electrical characteristics Nexus debug port timing. External interrupt timing DSPI timing. LQFP100 package mechanical data. LQFP64 package mechanical data.	64 64 66 66 66 66 66 66 66 73 75 75 75 75 75 75 75 80 82 84 85 93 94
Table 23. Table 24. Table 25. Table 26. Table 27. Table 28. Table 29. Table 30. Table 31. Table 32. Table 33. Table 34. Table 35. Table 36. Table 37. Table 38. Table 39. Table 40. Table 41. Table 42. Table 43. Table 44.	I/O supply segment. I/O consumption Main oscillator output electrical characteristics (5.0 V, NVUSRO[PAD3V5V] = 0) Main oscillator output electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 1) Input clock characteristics. FMPLL electrical characteristics. FMPLL electrical characteristics. 16 MHz RC oscillator electrical characteristics. ADC conversion characteristics. Program and erase specifications Flash memory module life. Flash memory read access timing Flash memory power supply DC electrical characteristics Start-up time/Switch-off time. Output pin transition times RESET electrical characteristics. JTAG pin AC electrical characteristics Nexus debug port timing. External interrupt timing. DSPI timing. LQFP100 package mechanical data. LQFP64 package mechanical data. Abbreviations	64 66 66 66 66 66 66 66 73 75 75 75 75 75 75 75 75 80 82 84 85 93 94 97



Eastura	Config	uration
reature	Airbag	Full-featured
SRAM (with ECC)	16 KB	20 KB
FlexCAN (controller area network)	1	2
Safety port	No	Yes (via second FlexCAN module)
FlexPWM (pulse-width modulation) channels	No	8 (capture capability not supported)
CTU (cross triggering unit)	No	Yes

Table 3. SPC560P40 device configuration differences

1.4 Block diagram

Figure 1 shows a top-level block diagram of the SPC560P34/SPC560P40 MCU. *Table 2* summarizes the functions of the blocks.



Digital part:

- 16 input channels
- 4 analog watchdogs comparing ADC results against predefined levels (low, high, range) before results are stored in the appropriate ADC result location
- 2 modes of operation: Motor Control mode or Regular mode
- Regular mode features
 - Register based interface with the CPU: control register, status register and 1 result register per channel
 - ADC state machine managing 3 request flows: regular command, hardware injected command and software injected command
 - Selectable priority between software and hardware injected commands
 - DMA compatible interface
- CTU-controlled mode features
 - Triggered mode only
 - 4 independent result queues (1×16 entries, 2×8 entries, 1×4 entries)
 - Result alignment circuitry (left justified and right justified)
 - 32-bit read mode allows to have channel ID on one of the 16-bit part
 - DMA compatible interfaces

1.5.27 Cross triggering unit (CTU)

The cross triggering unit allows automatic generation of ADC conversion requests on user selected conditions without CPU load during the PWM period and with minimized CPU load for dynamic configuration.

It implements the following features:

- Double buffered trigger generation unit with up to 8 independent triggers generated from external triggers
- Trigger generation unit configurable in sequential mode or in triggered mode
- Each trigger can be appropriately delayed to compensate the delay of external low pass filter
- Double buffered global trigger unit allowing eTimer synchronization and/or ADC command generation
- Double buffered ADC command list pointers to minimize ADC-trigger unit update
- Double buffered ADC conversion command list with up to 24 ADC commands
- Each trigger capable of generating consecutive commands
- ADC conversion command allows to control ADC channel, single or synchronous sampling, independent result queue selection

1.5.28 Nexus Development Interface (NDI)

The NDI (Nexus Development Interface) block is compliant with Nexus Class 1 of the IEEE-ISTO 5001-2003 standard. This development support is supplied for MCUs without requiring external address and data pins for internal visibility. The NDI block is an integration of several individual Nexus blocks that are selected to provide the development support interface for this device. The NDI block interfaces to the host processor and internal busses to provide development support as per the IEEE-ISTO 5001-2003 Nexus Class 1 standard.



2 Package pinouts and signal descriptions

2.1 Package pinouts

The LQFP pinouts are shown in the following figures. For pin signal descriptions, please refer to *Table 7*.



Figure 2. 64-pin LQFP pinout – Full featured configuration (top view)





Figure 5. 100-pin LQFP pinout – Airbag configuration (top view)



2.2.3 Pin multiplexing

Table 7 defines the pin list and muxing for the SPC560P34/SPC560P40 devices.

Each row of *Table 7* shows all the possible ways of configuring each pin, via alternate functions. The default function assigned to each pin after reset is the ALTO function.

SPC560P34/SPC560P40 devices provide three main I/O pad types, depending on the associated functions:

- *Slow pads* are the most common, providing a compromise between transition time and low electromagnetic emission.
- *Medium pads* provide fast enough transition for serial communication channels with controlled current to reduce electromagnetic emission.
- *Fast pads* provide maximum speed. They are used for improved NEXUS debugging capability.

Medium and Fast pads can use slow configuration to reduce electromagnetic emission, at the cost of reducing AC performance. For more information, see "Pad AC Specifications" in the device datasheet.

Port	PCR	Alternate	Functions	Poriphoral ⁽³⁾	I/O diree	Pad speed ⁽⁵⁾		F	Pin
pin	register	function ^{(1),(2)}	Functions	Peripheral	tion ⁽⁴⁾	SRC = 0	SRC = 1	64-pin	100-pin
				Port A (16-bit)					
		ALT0	GPIO[0]	SIUL	I/O				
		ALT1	ETC[0]	eTimer_0	I/O				
A[0]	PCR[0]	ALT2	SCK	DSPI_2	I/O	Slow	Medium	—	51
		ALT3	F[0]	FCU_0	0				
		—	EIRQ[0]	SIUL	Ι				
		ALT0	GPIO[1]	SIUL	I/O				
	PCR[1]	ALT1	ETC[1]	eTimer_0	I/O	Slow	Medium		
A[1]		ALT2	SOUT	DSPI_2	0			—	52
		ALT3	F[1]	FCU_0	0				
		—	EIRQ[1]	SIUL	Ι				
		ALT0	GPIO[2]	SIUL	I/O				
		ALT1	ETC[2]	eTimer_0	I/O		Medium	_	
		ALT2	—	_	—				
A[2]	PCR[2]	ALT3	A[3]	FlexPWM_0	0	Slow			57
		—	SIN	DSPI_2	I				
		—	ABS[0]	MC_RGM	I				
		—	EIRQ[2]	SIUL	I				
		ALT0	GPIO[3]	SIUL	I/O				
		ALT1	ETC[3]	eTimer_0	I/O				
121		ALT2	CS0	DSPI_2	I/O	Slow	Modium	11	64
A[3]	F0R[3]	ALT3	B[3]	FlexPWM_0	0		Medium	41	04
		—	ABS[1]	MC_RGM	I				
		—	EIRQ[3]	SIUL	Ι				

Talala	-	D:	!
lable	1.	Pin n	nuxing



Port	PCR	Alternate	-	D (3)	I/O	Pad speed ⁽⁵⁾		P	Pin
pin	register	function ^{(1),(2)}	Functions	Peripheral	direc- tion ⁽⁴⁾	SRC = 0	SRC = 1	64-pin	100-pin
D[11]	PCR[59]	ALTO ALT1 ALT2 ALT3	GPIO[59] B[0] —	SIUL FlexPWM_0 —	I/O O 	Slow	Medium	_	54
D[12]	PCR[60]	ALTO ALT1 ALT2 ALT3 —	GPIO[60] X[1] — — RXD	SIUL FlexPWM_0 — LIN_1	I/O O — — I	Slow	Medium	45	70
D[13]	PCR[61]	ALTO ALT1 ALT2 ALT3	GPIO[61] A[1] — —	SIUL FlexPWM_0 —	I/O O —	Slow	Medium	44	67
D[14]	PCR[62]	ALTO ALT1 ALT2 ALT3	GPIO[62] B[1] — —	SIUL FlexPWM_0 —	I/O O —	Slow	Medium	46	73
D[15]	PCR[63]	ALT0 ALT1 ALT2 ALT3 — —	GPIO[63] — — AN[10] emu. AN[4]	SIUL — — ADC_0 emu. ADC_1 ⁽⁶⁾	Input only		l	I	41
				Port E (16-bit)					
E[1]	PCR[65]	ALT0 ALT1 ALT2 ALT3 —	GPIO[65] — — — AN[4]	SIUL — — — ADC_0	Input only	_	_	18	27
E[2]	PCR[66]	ALT0 ALT1 ALT2 ALT3 —	GPIO[66] — — — AN[5]	SIUL — — — ADC_0	Input only	_	Ι	23	32
E[3]	PCR[67]	ALTO ALT1 ALT2 ALT3 —	GPIO[67] — — — AN[6]	SIUL — — — ADC_0	Input only		_	30	42

Table 7.Pin muxing (continued)



3.5 Thermal characteristics

3.5.1 Package thermal characteristics

Table 12.LQFP thermal characteristics

Symbol	Parameter	Conditions	Typica	Unit		
Symbol	Farameter	Conditions	100-pin	64-pin	Onic	
P	Thermal resistance junction-to-ambient, natural	Single layer board—1s	63	57	°C/W	
R _{θJA}	convection ⁽¹⁾	Four layer board—2s2p	51	41	°C/W	
R _{θJB}	Thermal resistance junction-to-board ⁽²⁾	Four layer board—2s2p	33	22	°C/W	
$R_{\theta JCtop}$	Thermal resistance junction-to-case $(top)^{(3)}$	Single layer board—1s	15	13	°C/W	
Ψ_{JB}	Junction-to-board, natural convection ⁽⁴⁾	Operating conditions	33	22	°C/W	
Ψ_{JC}	Junction-to-case, natural convection ⁽⁵⁾	Operating conditions	1	1	°C/W	

1. Junction-to-ambient thermal resistance determined per JEDEC JESD51-7. Thermal test board meets JEDEC specification for this package.

2. Junction-to-board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package. When Greek letters are not available, the symbols are typed as RthJB or Theta-JB.

3. Junction-to-case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.

4. Thermal characterization parameter indicating the temperature difference between the board and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.

5. Thermal characterization parameter indicating the temperature difference between the package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JC.

3.5.2 General notes for specifications at maximum junction temperature

An estimation of the chip junction temperature, T_J, can be obtained from *Equation 1*:

Equation 1: $T_J = T_A + (R_{\theta JA} * P_D)$

where:

 T_A = ambient temperature for the package (°C)

 $R_{\theta JA}$ = junction-to-ambient thermal resistance (°C/W)

 P_D = power dissipation in the package (W)

The junction-to-ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. Unfortunately, there are two values in common usage: the value determined on a single layer board and the value obtained on a board with two planes. For packages such as the PBGA, these values can be different by a factor of two. Which value is closer to the application depends on the power dissipated by other components on the board. The value obtained on a single layer board is appropriate for the tightly packed printed circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated.

When a heat sink is used, the thermal resistance is expressed in *Equation 2* as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:



3.10.5 I/O pad current specification

The I/O pads are distributed across the I/O supply segment. Each I/O supply segment is associated to a V_{DD}/V_{SS} supply pair as described in *Table 23*.

Table 23.I/O supply segment

Packago			Supply segment		
rackaye	1	2	3	4	5
LQFP100	pin15–pin26	pin27–pin46	pin51–pin61	pin64–pin86	pin89–pin10
LQFP64	pin8–pin17	pin18–pin30	pin33–pin38	pin41–pin54	pin57–pin5

Table 24.I/O consumption

Symbol		~	Parameter	Condi	tions(1)	Value)	Unit	
Symbol		C	Parameter	Conditions ⁽¹⁾		Min	Тур	Мах	Unit	
. (2)	с		Dynamic I/O current	C = 25 pE	$V_{DD} = 5.0 V \pm 10\%,$ PAD3V5V = 0	_	_	20	m۸	
'SWTSLW` '	С		configuration	ο _L = 25 pr	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	_	_	16	mA	
. (2)	с		Dynamic I/O current	C = 25 pE	$V_{DD} = 5.0 V \pm 10\%,$ PAD3V5V = 0	_	_	29	m ^	
'SWTMED` '	С		configuration	ο _L = 25 pr	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	_	_	17	mA	
(2)	с		Dynamic I/O current		$V_{DD} = 5.0 V \pm 10\%,$ PAD3V5V = 0	_	_	110	m 4	
'SWTFST` '	С		configuration	Ο _L = 25 pr	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	_	_	50	mA	
				C _L = 25 pF, 2 MHz		—	_	2.3		
				C _L = 25 pF, 4 MHz	$V_{DD} = 5.0 V \pm 10\%,$ PAD3V5V = 0	—	_	3.2		
	С	Б	Root medium square	C _L = 100 pF, 2 MHz		—	_	6.6	m۸	
'RMSSLW	С		configuration	C _L = 25 pF, 2 MHz	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	—		1.6		
				C _L = 25 pF, 4 MHz		—	_	2.3		
				C _L = 100 pF, 2 MHz		—	—	4.7		
				C _L = 25 pF, 13 MHz		—	—	6.6		
			Doot modium oquoro	C _L = 25 pF, 40 MHz	$V_{DD} = 5.0 V \pm 10\%$, PAD3V5V = 0	—	_	13.4		
	С	Б	I/O current for	C _L = 100 pF, 13 MHz		—	—	18.3	0	
IRMSMED	C	C	C D	D MEDIUM	C _L = 25 pF, 13 MHz		—		5	mΑ
				configura	comguration	C _L = 25 pF, 40 MHz	$V_{DD} = 3.3 V \pm 10\%$, PAD3V5V = 1	—		8.5
				C _L = 100 pF, 13 MHz		—		11		



Symbol C Paramat		C Boromotor Conditions ⁽¹⁾		conditions ⁽¹⁾		Value		Unit													
Symbol		C	Farameter	Condi		Min	Тур	Max	Unit												
				C _L = 25 pF, 40 MHz		—	—	22													
				C _L = 25 pF, 64 MHz	$\frac{MHz}{PAD3V5V} = 0$	$V_{DD} = 5.0 V \pm 10\%$, PAD3V5V = 0	—	—	33												
	С	C D	C C	D	Root medium square	C _L = 100 pF, 40 MHz		—	—	56	m ^										
IRMSFST	С				U	configuration	C _L = 25 pF, 40 MHz		—	_	14	ШA									
											1					C _L = 25 pF, 64 MHz	$V_{DD} = 3.3 V \pm 10\%,$ PAD3V5V = 1	—	—	20	
				C _L = 100 pF, 40 MHz		—		35													
	s		Sum of all the static	$V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ P}$	AD3V5V = 0	—		70													
IAVGSEG	R	D	I/O current within a supply segment	V _{DD} = 3.3 V ± 10%, P/	AD3V5V = 1	_		65	mA												

 Table 24.
 I/O consumption (continued)

1. V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified

2. Stated maximum values represent peak consumption that lasts only a few ns during I/O transition.

3.11 Main oscillator electrical characteristics

The SPC560P34/SPC560P40 provides an oscillator/resonator driver.

Table 25.Main oscillator output electrical characteristics (5.0 V,
NVUSRO[PAD3V5V] = 0)

Symb	4	C Parameter		Conditions	Va	Unit									
Symb)	raiametei	conditions		Max	Onic								
fosc	SR	_	Oscillator frequency		4	40	MHz								
9 _m		Ρ	Transconductance		6.5	25	mA/V								
V _{OSC}	_	Т	Oscillation amplitude on XTAL pin		1	_	V								
t _{OSCSU}		Т	Start-up time ^{(1),(2)}		8	_	ms								
			Т	Т		4 MHz	5	30							
		Т		8 MHz	5	26									
C	сс	cc -	сс	сс	сс	сс	сс	сс	сс	Т	XTAL load capacitance ⁽³⁾	12 MHz	5	23	nf
υĽ										Т		16 MHz	5	19	р
		Т	1	20 MHz	5	16									
		Т		40 MHz	5	8									

1. The start-up time is dependent upon crystal characteristics, board leakage, etc. High ESR and excessive capacitive loads can cause long start-up time.

2. Value captured when amplitude reaches 90% of XTAL

3. This value is determined by the crystal manufacturer and board design. For 4 MHz to 40 MHz crystals specified for this oscillator, load capacitors should not exceed these limits.



Gumbal	•	Parameter		Conditions(1)	Value			
Зутрог	C			Conditions	Min	Max	Unit	
f _{FREE}	Ρ	Free-running frequ	uency	Measured using clock division—typically /16	20	150	MHz	
t _{CYC}	D	System clock peri	od	-	_	1 / f _{SYS}	ns	
f _{LORL}	D	Loss of reference	fraguanay window ⁽³⁾	Lower limit	1.6	3.7	MHz	
f _{LORH}	D	LOSS OF TETETETICE		Upper limit	24	56		
f _{SCM}	D	Self-clocked mode frequency ^{(4),(5)}		—	20	150	MHz	
	т	CLKOUT period jitter ^{(6),(7),(8),(9)}	Short-term jitter ⁽¹⁰⁾	f _{SYS} maximum	-4	4	% f _{CLKOUT}	
C _{JITTER}			Long-term jitter (average over 2 ms interval)	f _{PLLIN} = 16 MHz (resonator), f _{PLLCLK} at 64 MHz, 4000 cycles	_	10	ns	
t _{lpll}	D	PLL lock time ^{(11),}	(12)	—	—	200	μs	
t _{dc}	D	Duty cycle of reference		—	40	60	%	
f _{LCK}	D	Frequency LOCK range		—	-6	6	% f _{SYS}	
f _{UL}	D	Frequency un-LO	CK range	—	-18	18	% f _{SYS}	
fcs	D	Modulation depth		Center spread	±0.25	±4.0 (13)	% f _{SYS}	
f _{DS}	D			Down spread	-0.5	-8.0		
f _{MOD}	D	Modulation freque	ency ⁽¹⁴⁾	—	_	70	kHz	

Table 28. FMPLL electrical characteristics (continued)

1. $V_{DD_LV_CORx}$ = 1.2 V ±10%; V_{SS} = 0 V; T_A = -40 to 125 °C, unless otherwise specified

2. Considering operation with PLL not bypassed.

3. "Loss of Reference Frequency" window is the reference frequency range outside of which the PLL is in self clocked mode.

Self clocked mode frequency is the frequency that the PLL operates at when the reference frequency falls outside the f_{LOR} window.

 f_{VCO} self clock range is 20–150 MHz. f_{SCM} represents f_{SYS} after PLL output divider (ERFD) of 2 through 16 in enhanced mode.

6. This value is determined by the crystal manufacturer and board design.

7. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{SYS}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via V_{DD_LV_COR0} and V_{SS_LV_COR0} and variation in crystal oscillator frequency increase the C_{JITTER} percentage for a given interval.

8. Proper PC board layout procedures must be followed to achieve specifications.

 Values are obtained with frequency modulation disabled. If frequency modulation is enabled, jitter is the sum of C_{JITTER} and either f_{CS} or f_{DS} (depending on whether center spread or down spread modulation is enabled).

10. Short term jitter is measured on the clock rising edge at cycle n and cycle n+4.

11. This value is determined by the crystal manufacturer and board design. For 4 MHz to 20 MHz crystals specified for this PLL, load capacitors should not exceed these limits.

12. This specification applies to the period required for the PLL to relock after changing the MFD frequency control bits in the synthesizer control register (SYNCR).

13. This value is true when operating at frequencies above 60 MHz, otherwise f_{CS} is 2% (above 64 MHz).

14. Modulation depth will be attenuated from depth setting when operating at modulation frequencies above 50 kHz.





Figure 16. Input equivalent circuit

A second aspect involving the capacitance network shall be considered. Assuming the three capacitances C_F , C_{P1} and C_{P2} are initially charged at the source voltage V_A (refer to the equivalent circuit reported in *Figure 16*): A charge sharing phenomenon is installed when the sampling phase is started (A/D switch closed).







- 4. CL includes device and package capacitance (CPKG < 5 pF).
- The configuration PAD3V5 = 1 when V_{DD} = 5 V is only transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

3.17.2 IEEE 1149.1 interface timing

 Table 38.
 JTAG pin AC electrical characteristics

No	Symbol		C	Barameter	Conditions	Value		Unit
•			C	Falameter	Conditions	Min	Max	
1	t _{JCYC}	CC	D	TCK cycle time	_	100	_	ns
2	t _{JDC}	СС	D	TCK clock pulse width (measured at $V_{DD_HV_IOX}/2$)	_	40	60	ns
3	t _{TCKRISE}	СС	D	TCK rise and fall times (40%–70%)		—	3	ns
4	t _{TMSS} , t _{TDIS}	СС	D	TMS, TDI data setup time		5		ns
5	t _{TMSH,} t _{TDIH}	СС	D	TMS, TDI data hold time		25		ns
6	t _{TDOV}	СС	D	TCK low to TDO data valid	_	—	40	ns
7	t _{TDOI}	СС	D	TCK low to TDO data invalid		0		ns
8	t _{TDOHZ}	СС	D	TCK low to TDO high impedance		40		ns
9	t _{BSDV}	СС	D	TCK falling edge to output valid		—	50	ns
10	t _{BSDVZ}	СС	D	TCK falling edge to output valid out of high impedance	_	_	50	ns
11	t _{BSDHZ}	СС	D	TCK falling edge to output high impedance	_	—	50	ns
12	t _{BSDST}	CC	D	Boundary scan input valid to TCK rising edge		50	_	ns
13	t _{BSDHT}	CC	D	TCK rising edge to boundary scan input invalid	_	50	—	ns

Figure 22. JTAG test clock input timing



Doc ID 16100 Rev 7





Figure 26. Nexus event trigger and test clock timing







3.17.4 External interrupt timing (IRQ pin)

Table 40. External interrupt timing⁽¹⁾

No	Symb	Symbol		Paramatar	Conditions	Value		Unit
NO.	. Symbol		C	Farameter	Conditions	Min	Max	Unit
1	t _{IPWL}	CC	D	IRQ pulse width low	—	4	—	t _{CYC}
2	t _{IPWH}	CC	D	IRQ pulse width high	—	4	_	t _{CYC}
3	t _{ICYC}	сс	D	IRQ edge to edge time ⁽²⁾	_	4 + N (3)	_	t _{CYC}

1. IRQ timing specified at f_{SYS} = 64 MHz and $V_{DD_HV_IOx}$ = 3.0 V to 5.5 V, T_A = T_L to T_H , and C_L = 200 pF with SRC = 0b00

2. Applies when IRQ pins are configured for rising edge or falling edge events, but not both.

3. N = ISR time to clear the flag



No.	Symbol			Parameter	Conditions	Value		l lmit
			C		Conditions	Min	Max	Unit
11		сс	D	Data valid (after SCK edge)	Master (MTFE = 0)	—	12	ns
					Slave		36	
	t _{SUO}				Master (MTFE = 1, CPHA = 0)	_	12	
					Master (MTFE = 1, CPHA = 1)	_	12	
12	t _{HO}			D Data hold time for outputs	Master (MTFE = 0)	-2	—	
		CC			Slave	6	—	- ns
					Master (MTFE = 1, CPHA = 0)	6	—	
						Master (MTFE = 1, CPHA = 1)	-2	—

 Table 41.
 DSPI timing⁽¹⁾ (continued)

1. All timing are provided with 50 pF capacitance on output, 1 ns transition time on input signal



Figure 29. DSPI classic SPI timing – Master, CPHA = 0





Figure 32. DSPI classic SPI timing – Slave, CPHA = 1









Figure 36. DSPI modified transfer format timing – Slave, CPHA = 1

Figure 37. DSPI PCS Strobe (PCSS) timing





5 Ordering information



Figure 40. Commercial product code structure

