





Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, LINbus, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	64
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc560p40l3befbr

List of figures

Figure 1.	Block diagram (SPC560P40 full-featured configuration)	
Figure 2.	64-pin LQFP pinout – Full featured configuration (top view)	
Figure 3.	64-pin LQFP pinout – Airbag configuration (top view)	
Figure 4.	100-pin LQFP pinout – Full featured configuration (top view)	
Figure 5.	100-pin LQFP pinout – Airbag configuration (top view)	32
Figure 6.	Power supplies constraints ($-0.3 \text{ V} \le \text{V}_{DD_HV_IOx} \le 6.0 \text{ V}$)	47
Figure 7.	Independent ADC supply ($-0.3 \text{ V} \le \text{V}_{DD \text{ HV REG}} \le 6.0 \text{ V}$)	48
Figure 8.	Power supplies constraints (3.0 V \leq V _{DD_HV_IOx} \leq 5.5 V)	
Figure 9.	Independent ADC supply (3.0 V \leq V _{DD_HV_REG} \leq 5.5 V)	51
Figure 10.	Voltage regulator configuration	
Figure 11.	Power-up typical sequence	58
Figure 12.	Power-down typical sequence	
Figure 13.	Brown-out typical sequence	59
Figure 14.	Input DC electrical characteristics definition	
Figure 15.	ADC characteristics and error definitions	68
Figure 16.	Input equivalent circuit	
Figure 17.	Transient behavior during sampling phase	70
Figure 18.	Spectral representation of input signal	72
Figure 19.	Pad output delay	77
Figure 20.	Start-up reset requirements	78
Figure 21.	Noise filtering on reset signal	78
Figure 22.	JTAG test clock input timing	80
Figure 23.	JTAG test access port timing	81
Figure 24.	JTAG boundary scan timing	82
Figure 25.	Nexus output timing	83
Figure 26.	Nexus event trigger and test clock timing	83
Figure 27.	Nexus TDI, TMS, TDO timing	84
Figure 28.	External interrupt timing	
Figure 29.	DSPI classic SPI timing – Master, CPHA = 0	
Figure 30.	DSPI classic SPI timing – Master, CPHA = 1	
Figure 31.	DSPI classic SPI timing – Slave, CPHA = 0	
Figure 32.	DSPI classic SPI timing – Slave, CPHA = 1	
Figure 33.	DSPI modified transfer format timing – Master, CPHA = 0	
Figure 34.	DSPI modified transfer format timing – Master, CPHA = 1	
Figure 35.	DSPI modified transfer format timing – Slave, CPHA = 0	
Figure 36.	DSPI modified transfer format timing – Slave, CPHA = 1	
Figure 37.	DSPI PCS Strobe (PCSS) timing	
Figure 38.	LQFP100 package mechanical drawing	
Figure 39.	LQFP64 package mechanical drawing	
Figure 40.	Commercial product code structure	96

1 Introduction

1.1 Document overview

This document provides electrical specifications, pin assignments, and package diagrams for the SPC560P34/40 series of microcontroller units (MCUs). It also describes the device features and highlights important electrical and physical characteristics. For functional characteristics, refer to the device reference manual.

1.2 Description

This 32-bit system-on-chip (SoC) automotive microcontroller family is the latest achievement in integrated automotive application controllers. It belongs to an expanding range of automotive-focused products designed to address chassis applications—specifically, electrical hydraulic power steering (EHPS) and electric power steering (EPS)—as well as airbag applications.

This family is one of a series of next-generation integrated automotive microcontrollers based on the Power Architecture technology.

The advanced and cost-efficient host processor core of this automotive controller family complies with the Power Architecture embedded category. It operates at speeds of up to 64 MHz and offers high performance processing optimized for low power consumption. It capitalizes on the available development infrastructure of current Power Architecture devices and is supported with software drivers, operating systems and configuration code to assist with users implementations.

1.3 Device comparison

Table 2 provides a summary of different members of the SPC560P34/SPC560P40 family and their features—relative to full-featured version—to enable a comparison among the family members and an understanding of the range of functionality offered within this family.

Table 2. SPC560P34/SPC560P40 device comparison

Feature	SPC560P34 Full-featured	SPC560P40 Full-featured	
Code flash memory (with ECC)	192 KB	256 KB	
Data flash memory / EE option (with ECC)	64	КВ	
SRAM (with ECC)	12 KB	20 KB	
Processor core	32-bit e	200z0h	
Instruction set	VLE (variable le	ength encoding)	
CPU performance	0–64	MHz	
FMPLL (frequency-modulated phase-locked loop) module		1	
TC (interrupt controller) channels 120			
PIT (periodic interrupt timer)	1 (with four 32-bit timers)		

Table 2. SPC560P34/SPC560P40 device comparison (continued)

	Feature	SPC560P34 SPC560P40 Full-featured Full-featured			
eDMA (enhance	ed direct memory access) channels	1	6		
FlexCAN (cont	roller area network)	1 ⁽¹⁾	2 ^{(1),(2)}		
Safety port		No	Yes (via second FlexCAN module)		
FCU (fault colle	ection unit)	Ye	es		
CTU (cross trig	gering unit)	Yes	Yes		
eTimer		1 (16-bit, 6	channels)		
FlexPWM (puls	se-width modulation) channels	8 (capture capabity not supported)	8 (capture capability not supported)		
Analog-to-digita	al converter (ADC)	1 (10-bit, 1			
LINFlex		2 (1 × Master/Slave, 1 × Master only)	2 (1 × Master/Slave, 1 × Master only)		
DSPI (deserial	serial peripheral interface)	2	3		
CRC (cyclic red	dundancy check) unit	Y	es		
Junction temperature sensor		N	lo		
JTAG controlle	r	Y	es		
Nexus port con	ntroller (NPC)	Yes (Nexu	ıs Class 1)		
	Digital power supply ⁽³⁾	3.3 V or 5 V single supp	ly with external transistor		
Supply	Analog power supply	3.3 V or 5 V			
Зирріу	Internal RC oscillator	16 [MHz		
	External crystal oscillator	4–40	MHz		
Packages			P100		
Temperature	Standard ambient temperature	-40 to	125 °C		

^{1.} Each FlexCAN module has 32 message buffers.

SPC560P34/SPC560P40 is available in two configurations having different features: Full-featured and airbag. *Table 3* shows the main differences between the two versions of the SPC560P40 MCU.

^{2.} One FlexCAN module can act as a safety port with a bit rate as high as 8 Mbit/s at 64 MHz.

^{3.} The different supply voltages vary according to the part number ordered.

Table 4. SPC560P34/SPC560P40 series block summary

Block	Function
Analog-to-digital converter (ADC)	Multi-channel, 10-bit analog-to-digital converter
Boot assist module (BAM)	Block of read-only memory containing VLE code which is executed according to the boot mode of the device
Clock generation module (MC_CGM)	Provides logic and control required for the generation of system and peripheral clocks
Controller area network (FlexCAN)	Supports the standard CAN communications protocol
Cross triggering unit (CTU)	Enables synchronization of ADC conversions with a timer event from the eMIOS or from the PIT
Crossbar switch (XBAR)	Supports simultaneous connections between two master ports and three slave ports; supports a 32-bit address bus width and a 32-bit data bus width
Cyclic redundancy check (CRC)	CRC checksum generator
Deserial serial peripheral interface (DSPI)	Provides a synchronous serial interface for communication with external devices
Enhanced direct memory access (eDMA)	Performs complex data transfers with minimal intervention from a host processor via "n" programmable channels
Enhanced timer (eTimer)	Provides enhanced programmable up/down modulo counting
Error correction status module (ECSM)	Provides a myriad of miscellaneous control functions for the device including program-visible information about configuration and revision levels, a reset status register, wakeup control for exiting sleep modes, and optional features such as information on memory errors reported by error-correcting codes
External oscillator (XOSC)	Provides an output clock used as input reference for FMPLL_0 or as reference clock for specific modules depending on system needs
Fault collection unit (FCU)	Provides functional safety to the device
Flash memory	Provides non-volatile storage for program code, constants and variables
Frequency-modulated phase- locked loop (FMPLL)	Generates high-speed system clocks and supports programmable frequency modulation
Interrupt controller (INTC)	Provides priority-based preemptive scheduling of interrupt requests
JTAG controller	Provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode
LINFlex controller	Manages a high number of LIN (Local Interconnect Network protocol) messages efficiently with a minimum of CPU load
Mode entry module (MC_ME)	Provides a mechanism for controlling the device operational mode and mode transition sequences in all functional states; also manages the power control unit, reset generation module and clock generation module, and holds the configuration, control and status registers accessible for applications
Periodic interrupt timer (PIT)	Produces periodic interrupts and triggers
Peripheral bridge (PBRIDGE)	Is the interface between the system bus and on-chip peripherals
Power control unit (MC_PCU)	Reduces the overall power consumption by disconnecting parts of the device from the power supply via a power switching device; device components are grouped into sections called "power domains" which are controlled by the PCU

1.5 Feature details

1.5.1 High performance e200z0 core processor

The e200z0 Power Architecture core provides the following features:

- High performance e200z0 core processor for managing peripherals and interrupts
- Single issue 4-stage pipeline in-order execution 32-bit Power Architecture CPU
- Harvard architecture
- Variable length encoding (VLE), allowing mixed 16- and 32-bit instructions
 - Results in smaller code size footprint
 - Minimizes impact on performance
- Branch processing acceleration using lookahead instruction buffer
- Load/store unit
 - 1-cycle load latency
 - Misaligned access support
 - No load-to-use pipeline bubbles
- Thirty-two 32-bit general purpose registers (GPRs)
- Separate instruction bus and load/store bus Harvard architecture
- Hardware vectored interrupt support
- Reservation instructions for implementing read-modify-write constructs
- Long cycle time instructions, except for guarded loads, do not increase interrupt latency
- Extensive system development support through Nexus debug port
- Non-maskable interrupt support

1.5.2 Crossbar switch (XBAR)

The XBAR multi-port crossbar switch supports simultaneous connections between three master ports and three slave ports. The crossbar supports a 32-bit address bus width and a 32-bit data bus width.

The crossbar allows for two concurrent transactions to occur from any master port to any slave port; but one of those transfers must be an instruction fetch from internal flash memory. If a slave port is simultaneously requested by more than one master port, arbitration logic will select the higher priority master and grant it ownership of the slave port. All other masters requesting that slave port will be stalled until the higher priority master completes its transactions. Requesting masters will be treated with equal priority and will be granted access a slave port in round-robin fashion, based upon the ID of the last master to be granted access.

The flash memory module provides the following features:

- As much as 320 KB flash memory
 - 6 blocks (32 KB + 2x16 KB + 32 KB + 32 KB + 128 KB) code flash memory
 - 4 blocks (16 KB + 16 KB + 16 KB + 16 KB) data flash memory
 - Full Read-While-Write (RWW) capability between code flash memory and data flash memory
- Four 128-bit wide prefetch buffers to provide single cycle in-line accesses (prefetch buffers can be configured to prefetch code or data or both)
- Typical flash memory access time: no wait-state for buffer hits, 2 wait-states for page buffer miss at 64 MHz
- Hardware managed flash memory writes handled by 32-bit RISC Krypton engine
- Hardware and software configurable read and write access protections on a per-master basis
- Configurable access timing allowing use in a wide range of system frequencies
- Multiple-mapping support and mapping-based block access timing (up to 31 additional cycles) allowing use for emulation of other memory types
- Software programmable block program/erase restriction control
- Erase of selected block(s)
- Read page sizes
 - Code flash memory: 128 bits (4 words)
 - Data flash memory: 32 bits (1 word)
- ECC with single-bit correction, double-bit detection for data integrity
 - Code flash memory: 64-bit ECC
 - Data flash memory: 32-bit ECC
- Embedded hardware program and erase algorithm
- Erase suspend and program abort
- Censorship protection scheme to prevent flash memory content visibility
- Hardware support for EEPROM emulation

1.5.5 Static random access memory (SRAM)

The SPC560P34/SPC560P40 SRAM module provides up to 20 KB of general-purpose memory.

The SRAM module provides the following features:

- Supports read/write accesses mapped to the SRAM from any master
- Up to 20 KB general purpose SRAM
- Supports byte (8-bit), half word (16-bit), and word (32-bit) writes for optimal use of memory
- Typical SRAM access time: no wait-state for reads and 32-bit writes; 1 wait-state for 8and 16-bit writes if back-to-back with a read to same memory block

1.5.8 System clocks and clock generation

The following list summarizes the system clock and clock generation on the SPC560P34/SPC560P40:

- Lock detect circuitry continuously monitors lock status
- Loss of clock (LOC) detection for PLL outputs
- Programmable output clock divider (÷1, ÷2, ÷4, ÷8)
- FlexPWM module and eTimer module running at the same frequency as the e200z0h core
- Internal 16 MHz RC oscillator for rapid start-up and safe mode: supports frequency trimming by user application

1.5.9 Frequency-modulated phase-locked loop (FMPLL)

The FMPLL allows the user to generate high speed system clocks from a 4–40 MHz input clock. Further, the FMPLL supports programmable frequency modulation of the system clock. The PLL multiplication factor, output clock divider ratio are all software configurable.

The FMPLL has the following major features:

- Input clock frequency: 4–40 MHz
- Maximum output frequency: 64 MHz
- Voltage controlled oscillator (VCO)—frequency 256–512 MHz
- Reduced frequency divider (RFD) for reduced frequency operation without forcing the FMPLL to relock
- Frequency-modulated PLL
 - Modulation enabled/disabled through software
 - Triangle wave modulation
- Programmable modulation depth (±0.25% to ±4% deviation from center frequency): programmable modulation frequency dependent on reference frequency
- Self-clocked mode (SCM) operation

1.5.10 Main oscillator

The main oscillator provides these features:

- Input frequency range: 4–40 MHz
- Crystal input mode or oscillator input mode
- PLL reference

1.5.11 Internal RC oscillator

This device has an RC ladder phase-shift oscillator. The architecture uses constant current charging of a capacitor. The voltage at the capacitor is compared by the stable bandgap reference voltage.

1.5.31 On-chip voltage regulator (VREG)

The on-chip voltage regulator module provides the following features:

- Uses external NPN (negative-positive-negative) transistor
- Regulates external 3.3 V/5.0 V down to 1.2 V for the core logic
- Low voltage detection on the internal 1.2 V and I/O voltage 3.3 V

2.2 Pin description

The following sections provide signal descriptions and related information about the functionality and configuration of the SPC560P34/SPC560P40 devices.

2.2.1 Power supply and reference voltage pins

Table 5 lists the power supply and reference voltage for the SPC560P34/SPC560P40 devices.

Table 5. Supply pins

	Supply	Р	in
Symbol	Description	64-pin	100-pin
VREG	control and power supply pins. Pins available on 64-pin and 100-pin packa	ages	
BCTRL	Voltage regulator external NPN ballast base control pin	31	47
V _{DD_HV_REG} (3.3 V or 5.0 V)	DD_HV_REG 3 V or 5.0 V) Voltage regulator supply voltage		50
ADC_0	reference and supply voltage. Pins available on 64-pin and 100-pin packa	ages	
V _{DD_HV_ADC0} ⁽¹⁾	ADC_0 supply and high reference voltage	28	39
V _{SS_HV_ADC0}	ADC_0 ground and low reference voltage	29	40
Powe	r supply pins (3.3 V or 5.0 V). Pins available on 64-pin and 100-pin packa	ges	
V _{DD_HV_IO1}	Input/output supply voltage	6	13
V _{SS_HV_IO1}	Input/output ground	7	14
V _{DD_HV_IO2}	Input/output supply voltage and data Flash memory supply voltage	40	63
V _{SS_HV_IO2}	Input/output ground and Flash memory HV ground	39	62
V _{DD_HV_IO3}	Input/output supply voltage and code Flash memory supply voltage	55	87
V _{SS_HV_IO3}	Input/output ground and code Flash memory HV ground	56	88
V _{DD_HV_OSC}	Crystal oscillator amplifier supply voltage	9	16
V _{SS_HV_OSC}	Crystal oscillator amplifier ground	10	17
Р	ower supply pins (1.2 V). Pins available on 64-pin and 100-pin packages		,
V _{DD_LV_COR0}	1.2 V supply pins for core logic and PLL. Decoupling capacitor must be connected between these pins and the nearest V _{SS_LV_COR} pin.	16	25
V _{SS_LV_COR0}	1.2 V supply pins for core logic and PLL. Decoupling capacitor must be connected between these pins and the nearest V _{DD_LV_COR} pin.	15	24
V _{DD_LV_COR1}	1.2 V supply pins for core logic and data Flash. Decoupling capacitor		65
V _{SS_LV_COR1}	1.2 V supply pins for core logic and data Flash. Decoupling capacitor must be connected between these pins and the nearest $V_{DD_LV_COR}$ pin.	43	66

Table 5. Supply pins (continued)

	Supply				
Symbol	Description	64-pin	100-pin		
V _{DD_LV_COR2}	1.2 V supply pins for core logic and code Flash. Decoupling capacitor must be connected between these pins and the nearest V _{SS_LV_COR} pin.	58	92		
V _{SS_LV_COR2}	1.2 V supply pins for core logic and code Flash. Decoupling capacitor must be connected betwee.n these pins and the nearest $V_{DD_LV_COR}$ pin.	59	93		

Analog supply/ground and high/low reference lines are internally physically separate, but are shorted via a double-bonding connection on V_{DD_HV_ADCx}/V_{SS_HV_ADCx} pins.

2.2.2 System pins

Table 6 and *Table 7* contain information on pin functions for the SPC560P34/SPC560P40 devices. The pins listed in *Table 6* are single-function pins. The pins shown in *Table 7* are multi-function pins, programmable via their respective pad configuration register (PCR) values.

Table 6. System pins

Symbol	Description	Direction	Pad sp	peed ⁽¹⁾	Pin				
Symbol	Description	Direction	SRC = 0	SRC = 1	64-pin	100-pin			
Dedicated pins									
NMI	Non-maskable Interrupt	Input only	Slow	_	1	1			
XTAL	Analog output of the oscillator amplifier circuit—needs to be grounded if oscillator is used in bypass mode	_	_	-	11	18			
EXTAL	Analog input of the oscillator amplifier circuit, when the oscillator is not in bypass mode Analog input for the clock generator when the oscillator is in bypass mode	_	_	_	12	19			
TDI	JTAG test data input	Input only	Slow	_	35	58			
TMS	JTAG state machine control	Input only	Slow	_	36	59			
TCK	JTAG clock	Input only	Slow	_	37	60			
TDO	JTAG test data output	Output only	Slow	Fast	38	61			
	Reset pir	1							
RESET	Bidirectional reset with Schmitt trigger characteristics and noise filter	Bidirectional	Medium	_	13	20			
_	Test pin								
VPP_TEST	Pin for testing purpose only. To be tied to ground in normal operating mode.	_	_	_	47	74			

^{1.} SRC values refer to the value assigned to the Slew Rate Control bits of the pad configuration register.

Table 7. Pin muxing (continued)

Port	PCR	Alternate	-	D : 1 (3)	I/O	Pad sp	peed ⁽⁵⁾	Pin		
pin	register	function ^{(1),(2)}	Functions	Peripheral ⁽³⁾	direc- tion ⁽⁴⁾	SRC = 0	SRC = 1	64-pin	100-pin	
		ALT0	GPIO[33]	SIUL						
		ALT1	_	_						
C[1]	PCR[33]	ALT2	_	_	Input only	_	_	19	28	
		ALT3	_	_						
		—	AN[2]	ADC_0						
		ALT0	GPIO[34]	SIUL						
		ALT1	_	_						
C[2]	PCR[34]	ALT2	_	_	Input only	_	_	21	30	
		ALT3	_	_						
		_	AN[3]	ADC_0						
		ALT0	GPIO[35]	SIUL	I/O					
		ALT1	CS1	DSPI_0	0					
C[3]	PCR[35]	ALT2		_	_	Slow	Slow Medium	_	10	
		ALT3	TXD	LIN_1	0					
		_	EIRQ[21]	SIUL	I					
		ALT0	GPIO[36]	SIUL	I/O					
	PCR[36]	ALT1	CS0	DSPI_0	I/O					
C[4]		ALT2	X[1]	FlexPWM_0	0	Slow	Medium		5	
		ALT3	DEBUG[4]	SSCM	_					
		_	EIRQ[22]	SIUL	I					
		ALT0	GPIO[37]	SIUL	I/O					
		ALT1	SCK	DSPI_0	I/O		Medium	n		
C[5]	PCR[37]	ALT2	_	_	_	Slow			7	
		ALT3	DEBUG[5]	SSCM	_					
		_	EIRQ[23]	SIUL	I					
		ALT0	GPIO[38]	SIUL	I/O					
		ALT1	SOUT	DSPI_0	0					
C[6]	PCR[38]	ALT2	B[1]	FlexPWM_0	0	Slow	w Medium	_	98	
		ALT3	DEBUG[6]	SSCM	_					
		_	EIRQ[24]	SIUL	I					
		ALT0	GPIO[39]	SIUL	I/O					
		ALT1	_	_	_					
C[7]	PCR[39]	ALT2	A[1]	FlexPWM_0	0	Slow	Medium	_	9	
		ALT3	DEBUG[7]	SSCM	_					
		_	SIN	DSPI_0	I					
		ALT0	GPIO[40]	SIUL	I/O					
0101	DOD: 403	ALT1	CS1	DSPI_1	0			24		
C[8]	PCR[40]	ALT2	_	_	_	Slow	Medium	57	91	
		ALT3	CS6	DSPI_0	0					

Table 7. Pin muxing (continued)

Port	PCR	Alternate	Functions	Peripheral ⁽³⁾	I/O direc-	Pad speed ⁽⁵⁾		Pin		
pin	register	function ^{(1),(2)}	runctions	Peripheral 7	tion ⁽⁴⁾	SRC = 0	SRC = 1	64-pin 10	1 64-pin 100-pin	
		ALT0	GPIO[68]	SIUL						
		ALT1	_	_						
E[4]	PCR[68]	ALT2	_	_	Input only	_	_	_	44	
		ALT3	_	_						
		_	AN[7]	ADC_0						
		ALT0	GPIO[69]	SIUL						
		ALT1	_	_		_	_	_		
E[5]	PCR[69]	ALT2	_	_	Input only				43	
		ALT3	_	_						
		_	AN[8]	ADC_0						
		ALT0	GPIO[70]	SIUL						
		ALT1	_	_			_			
E[6]	PCR[70]	ALT2	_	_	Input only			_	45	
		ALT3	_	_						
		_	AN[9]	ADC_0						
		ALT0	GPIO[71]	SIUL						
		ALT1	_	_						
E[7]	PCR[71]	ALT2	_	_	Input only	_	_ _	_	41	
		ALT3	_	_						
		_	AN[10]	ADC_0						

^{1.} ALT0 is the primary (default) function for each port after reset.

^{2.} Alternate functions are chosen by setting the values of the PCR.PA bitfields inside the SIU module. PCR.PA = 00 → ALT0; PCR.PA = 01 → ALT1; PCR.PA = 10 → ALT2; PCR.PA = 11 → ALT3. This is intended to select the output functions; to use one of the input functions, the PCR.IBE bit must be written to '1', regardless of the values selected in the PCR.PA bitfields. For this reason, the value corresponding to an input only function is reported as "—".

^{3.} Module included on the MCU.

^{4.} Multiple inputs are routed to all respective modules internally. The input of some modules must be configured by setting the values of the PSMIO.PADSELx bitfields inside the SIUL module.

^{5.} Programmable via the SRC (Slew Rate Control) bits in the respective Pad Configuration Register.

ADC0.AN emulates ADC1.AN. This feature is used to provide software compatibility between SPC560P34/SPC560P40 and SPC560P50. Refer to ADC chapter of reference manual for more details.

Table 10. Recommended operating conditions (5.0 V) (continued)

Symbol		Dovernotor	Parameter Conditions		ue	11:4				
Symbol		Parameter	Conditions	Min	Max ⁽¹⁾	Unit				
		5.0 V ADC_0 supply and	_	4.5	5.5					
V _{DD_HV_ADC0}	SR	high reference voltage	Relative to V _{DD_HV_REG}	V _{DD_HV_REG} - 0.1		V				
V _{SS_HV_ADC0}	SR	ADC_0 ground and low reference voltage	_	0	0	V				
V _{DD_LV_REGCOR} (3),(4)	СС	Internal supply voltage	_	_	_	V				
V _{SS_LV_REGCOR} ⁽³⁾	SR	Internal reference voltage	_	0	0	V				
V _{DD_LV_CORx} (3),(4)	СС	Internal supply voltage	_	_	_	V				
V _{SS_LV_CORx} ⁽³⁾	SR	Internal reference voltage	_	0	0	V				
T _A	SR	Ambient temperature	f _{CPU} = 60 MHz	-40	125	°C				
'A	SR	SK	SR	SR	SR	under bias	f _{CPU} = 64 MHz	-40	105	°C

Full functionality cannot be guaranteed when voltage drops below 4.5 V. In particular, ADC electrical characteristics and I/Os DC electrical specification may not be guaranteed.

Table 11. Recommended operating conditions (3.3 V)

Symbol		Parameter	Parameter Conditions –		Value		
Symbol		raiailletei	Conditions	Min	Max ⁽¹⁾	Unit	
V _{SS}	SR	Device ground	_	0	0	V	
V _{DD_HV_IOx} ⁽²⁾	SR	3.3 V input/output supply voltage	_	3.0	3.6	٧	
V _{SS_HV_IOx}	SR	Input/output ground voltage	_	0	0	٧	
		3.3 V crystal oscillator	_	3.0	3.6		
V _{DD_HV_OSC} S	SR	amplifier supply voltage	Relative to V _{DD_HV_IOx}	V _{DD_HV_IOx} - 0.1	$V_{DD_HV_IOx} + 0.1$	>	
V _{SS_HV_OSC}	SR	3.3 V crystal oscillator amplifier reference voltage	ı	0	0	>	

^{2.} The difference between each couple of voltage supplies must be less than 100 mV, $V_{DD_HV_IOy} - V_{DD_HV_IOx} < 100$ mV.

^{3.} To be connected to emitter of external NPN. Low voltage supplies are not under user control—they are produced by an on-chip voltage regulator—but for the device to function properly the low voltage grounds (V_{SS_LV_xxx}) must be shorted to high voltage grounds (V_{SS_HV_xxx}) and the low voltage supply pins (V_{DD_LV_xxx}) must be connected to the external ballast emitter.

^{4.} The low voltage supplies (V_{DD_LV_xxx}) are not all independent.

- V_{DD_LV_COR1} and V_{DD_LV_COR2} are shorted internally via double bonding connections with lines that provide the low voltage supply to the data flash memory module. Similarly, V_{SS_LV_COR1} and V_{SS_LV_COR2} are internally shorted.

- V_{DD_LV_REGCOR} and V_{DD_LV_RECORx} are physically shorted internally, as are V_{SS_LV_REGCOR} and V_{SS_LV_CORx}.

3.8.2 Voltage monitor electrical characteristics

The device implements a power on reset module to ensure correct power-up initialization, as well as three low voltage detectors to monitor the V_{DD} and the V_{DD_LV} voltage while device is supplied:

- POR monitors V_{DD} during the power-up phase to ensure device is maintained in a safe reset state
- LVDHV3 monitors V_{DD} to ensure device reset below minimum functional supply
- \bullet LVDHV5 monitors V_{DD} when application uses device in the 5.0 V \pm 10% range
- LVDLVCOR monitors low voltage digital power domain

Table 17. Low voltage monitor electrical characteristics

Cumbal	С	Parameter	Conditions ⁽¹⁾	Value		Unit
Symbol		Parameter	Conditions	Min	Max	Oille
V _{PORH}	Т	Power-on reset threshold	_	1.5	2.7	V
V _{PORUP}	Р	Supply for functional POR module	T _A = 25 °C	1.0	_	V
V _{REGLVDMOK_H}	Р	Regulator low voltage detector high threshold	_	_	2.95	V
V _{REGLVDMOK_L}	Р	Regulator low voltage detector low threshold	_	2.6	_	V
V _{FLLVDMOK_H}	Р	Flash low voltage detector high threshold	_	_	2.95	V
V _{FLLVDMOK_L}	Р	Flash low voltage detector low threshold	_	2.6	_	V
V _{IOLVDMOK_H}	Р	I/O low voltage detector high threshold	_	_	2.95	V
V _{IOLVDMOK_L}	Р	I/O low voltage detector low threshold	_	2.6	_	V
V _{IOLVDM5OK_H}	Р	I/O 5 V low voltage detector high threshold	_	_	4.4	V
V _{IOLVDM5OK_L}	Р	I/O 5 V low voltage detector low threshold	_	3.8	_	V
V _{MLVDDOK_H}	Р	Digital supply low voltage detector high	_	_	1.145	V
V _{MLVDDOK_L}	Р	Digital supply low voltage detector low	_	1.08	—	V

^{1.} V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 °C to $T_{A~MAX}$, unless otherwise specified

3.9 Power up/down sequencing

To prevent an overstress event or a malfunction within and outside the device, the SPC560P34/SPC560P40 implements the following sequence to ensure each module is started only when all conditions for switching it ON are available:

- A POWER_ON module working on voltage regulator supply controls the correct startup of the regulator. This is a key module ensuring safe configuration for all voltage regulator functionality when supply is below 1.5 V. Associated POWER_ON (or POR) signal is active low.
- Several low voltage detectors, working on voltage regulator supply monitor the voltage
 of the critical modules (voltage regulator, I/Os, flash memory and low voltage domain).
 LVDs are gated low when POWER ON is active.
- A POWER_OK signal is generated when all critical supplies monitored by the LVD are available. This signal is active high and released to all modules including I/Os, flash

Table 20. Supply current (5.0 V, NVUSRO[PAD3V5V] = 0)

Cumbal	С		Parameter	Conditions		Value ⁽¹⁾		Unit	
Symbol	C		Farameter	Conditions		Тур	Max		
	Т		RUN—Maximum mode ⁽²⁾		40 MHz	44	55		
	Р		NON—Maximum mode.		64 MHz	52	65		
I _{DD_LV_CORx}	Т		RUN—Typical mode ⁽³⁾	V _{DD_LV_CORx} externally	40 MHz	38	46		
	ļ		forced at 1.3 V	64 MHz	45	54			
	Р		HALT mode ⁽⁴⁾		_	1.5	10		
		rren	STOP mode ⁽⁵⁾		_	1	10		
			upply current	Flash during read	V _{DD_HV_FL} at 5.0 V	_	8	10	mA
I _{DD_FLASH}	Т	ddnS	Flash during erase operation on 1 flash module	V _{DD_HV_FL} at 5.0 V	_	15	19		
I _{DD_ADC}	Т		ADC	$V_{DD_HV_ADC0}$ at 5.0 V f_{ADC} = 16 MHz	ADC_0	3	4		
I _{DD_OSC}	Т		Oscillator	V _{DD_HV_OSC} at 5.0 V	8 MHz	2.6	3.2		
I _{DD_HV_REG}	D		Internal regulator module current consumption	V _{DD_HV_REG} at 5.5 V			10		

^{1.} All values to be confirmed after characterization/data collection.

Maximum mode: FlexPWM, ADC, CTU, DSPI, LINFlex, FlexCAN, 15 output pins, PLL_0 enabled, 125 °C ambient. I/O supply current excluded.

^{3.} Typical mode configurations: DSPI, LINFlex, FlexCAN, 15 output pins, PLL_0, 105 °C ambient. I/O supply current excluded.

^{4.} Halt mode configurations: Code fetched from SRAM, code flash memory and data flash memory in low power mode, OSC/PLL_0 are OFF, core clock frozen, all peripherals disabled.

^{5.} STOP "P" mode Device Under Test (DUT) configuration: Code fetched from SRAM, code flash memory and data flash memory off, OSC/PLL_0 are OFF, core clock frozen, all peripherals disabled.

	in oscillator output electrical ch USRO[PAD3V5V] = 1)	aracteristics	(3.3 V,

Symbol		С	C Parameter	Conditions	Va	Unit		
Symb	OI		Parameter	Conditions	Min	Max	Oilit	
fosc	SR	_	Oscillator frequency		4	40	MHz	
g _m	_	Р	Transconductance		4	20	mA/V	
Vosc	_	Т	Oscillation amplitude on XTAL pin		1	_	V	
toscsu	_	Т	Start-up time ^{(1),(2)}		8	_	ms	
	cc -	Т		4 MHz	5	30		
		Т		8 MHz	5	26		
		00	Т	XTAL load capacitance ⁽³⁾	12 MHz	5	23	n.f
CL		Т	TAL load capacitance	16 MHz	5	19	pf	
		Т		20 MHz	5	16		
		Т		40 MHz	5	8		

The start-up time is dependent upon crystal characteristics, board leakage, etc. High ESR and excessive capacitive loads can cause long start-up time.

Table 27. Input clock characteristics

Symbol		Doromotor		Unit		
		Parameter	Min	Тур	Max	Unit
fosc	SR	Oscillator frequency	4	_	40	MHz
f _{CLK}	SR	Frequency in bypass	_	_	64	MHz
t _{rCLK}	SR	Rise/fall time in bypass	_	_	1	ns
t _{DC}	SR	Duty cycle	47.5	50	52.5	%

3.12 FMPLL electrical characteristics

Table 28. FMPLL electrical characteristics

Symbol	С	Parameter	Conditions ⁽¹⁾	Va	lue	Unit
Symbol			Conditions	Min	Max	
f _{ref_crystal} f _{ref_ext}	D	PLL reference frequency range ⁽²⁾	Crystal reference	4	40	MHz
f _{PLLIN}	D	Phase detector input frequency range (after pre-divider)	_	4	16	MHz
f _{FMPLLOUT}	D	Clock frequency range in normal mode	_	16	64	MHz

^{2.} Value captured when amplitude reaches 90% of XTAL

^{3.} This value is determined by the crystal manufacturer and board design. For 4 MHz to 40 MHz crystals specified for this oscillator, load capacitors should not exceed these limits.

- 4. During the sampling time the input capacitance C_S can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t_s. After the end of the sampling time t_s, changes of the analog input voltage have no effect on the conversion result. Values for the sample clock t_s depend on programming.
- 5. This parameter includes the sampling time t_s.
- 6. 20 MHz ADC clock. Specific prescaler is programmed on MC_PLL_CLK to provide 20 MHz clock to the ADC.
- 7. See Figure 16.

3.15 Flash memory electrical characteristics

3.15.1 Program/Erase characteristics

Table 31. Program and erase specifications

	С	Parameter					
Symbol			Min	Typ ⁽¹⁾	Initial Max ⁽²⁾	Max ⁽³⁾	Unit
T _{wprogram}	Ρ	Word Program Time for data flash memory ⁽⁴⁾	_	30	70	500	μs
T _{dwprogram}	Ρ	Double Word Program Time for code flash memory ⁽⁴⁾		22	50	500	μs
т	Ρ	Bank Program (256 KB) ⁽⁴⁾⁽⁵⁾	_	0.73	0.83	17.5	s
T _{BKPRG}	Ρ	Bank Program (64 KB) ⁽⁴⁾⁽⁵⁾	_	0.49	1.2	4.1	s
T _{16kpperase}	Р	16 KB Block Pre-program and Erase Time for code flash memory	-	300	500	5000	ms
		16 KB Block Pre-program and Erase Time for data flash memory	-	700	800	5000	1115
T _{32kpperase}	Ρ	32 KB Block Pre-program and Erase Time	1	400	600	5000	ms
T _{128kpperase}	Ρ	128 KB Block Pre-program and Erase Time		800	1300	7500	ms
t _{ESRT}	Ρ	Program and erase specifications ⁽⁶⁾	10	1	1	_	ms

Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change pending device characterization.

6. Time between erase suspend resume and next erase suspend request.

^{2.} Initial factory condition: < 100 program/erase cycles, 25 °C, typical supply voltage.

^{3.} The maximum program and erase times occur after the specified number of program/erase cycles. These maximum values are characterized but not guaranteed.

^{4.} Actual hardware programming times. This does not include software overhead.

^{5.} Typical Bank programming time assumes that all cells are programmed in a single pulse. In reality some cells will require more than one pulse, adding a small overhead to total bank programming time (see "Initial Max" column).

Value Conditions⁽¹⁾ Symbol **Parameter** Unit Min Тур Max $C_{L} = 25 pF$ 4 $V_{DD} = 5.0 \text{ V} \pm 10\%,$ PAD3V5V = 0 $C_L = 50 pF$ 6 SIUL.PCRx.SRC = 1 $C_1 = 100 pF$ 12 Output transition time output pin⁽²⁾ CC D ns t_{tr} FAST configuration $C_{L} = 25 \text{ pF}$ 4 $V_{DD} = 3.3 \text{ V} \pm 10\%,$ $C_{L} = 50 \text{ pF}$ PAD3V5V = 17 SIUL.PCRx.SRC = 1 $C_1 = 100 pF$ 12 $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$ Symmetric transition time, same drive t_{SYM} CC T ns strength between N and P transistor $V_{DD} = 3.3 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1$ 5

Table 36. Output pin transition times (continued)

- 1. V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 °C to $T_{A~MAX}$, unless otherwise specified.
- 2. C_L includes device and package capacitances ($C_{PKG} < 5 pF$).
- 3. Transition timing of both positive and negative slopes will differ maximum 50%.




Figure 19. Pad output delay


3.17 AC timing characteristics

3.17.1 RESET pin characteristics

The SPC560P34/SPC560P40 implements a dedicated bidirectional RESET pin.

5 Ordering information

Figure 40. Commercial product code structure



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

